Renesas X9250UV24IZ-2.7T2
- Part No.:
- X9250UV24IZ-2.7T2
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9250UV24IZ-2.7T2.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,113
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250UV24IZ-2.7T2 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, dual ±2.7V to ±5.5V analog supplies (V+/V−), and 2.7V–5.5V system supply (VCC). It integrates four independent 100kΩ resistor arrays for precision voltage divider or variable resistor use in programmable gain control, offset trimming, and sensor calibration circuits.
For engineers reviewing the X9250UV24IZ-2.7T2 datasheet, X9250UV24IZ-2.7T2 pinout, X9250UV24IZ-2.7T2 application, or X9250UV24IZ-2.7T2 equivalent, key selection criteria include its 24-pin TSSOP package, nonvolatile wiper position storage across four data registers per pot, <5µA standby current, and hardware write-protect (WP) functionality for robust configuration retention.
Technical Context
The X9250UV24IZ-2.7T2 implements four independent 255-segment resistor arrays, each controlled by an 8-bit volatile Wiper Counter Register (WCR) and backed by four 8-bit nonvolatile Data Registers (DR0–DR3). Wiper position is updated via SPI commands including direct WCR write, DR-to-WCR transfer, or real-time increment/decrement.
It supports full SPI mode (CPOL=0, CPHA=0), uses A0/A1 for slave addressing (up to 4 devices on bus), and features HOLD for serial communication pause. Analog section operates from V+ and V− rails independent of VCC, enabling true bipolar operation with VH/RH and VL/RL referenced to V+ and V− respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100kΩ per potentiometer - defines full-scale voltage division range and load interaction in bias networks. |
| Resolution | 256 taps (0.4% step size) - enables fine-grained adjustment of gain, offset, or threshold with deterministic step error ≤±0.6 MI. |
| Supply ranges | VCC = 2.7V–5.5V; V+ = +2.7V–+5.5V; V− = −2.7V–−5.5V - supports single-supply digital logic and bipolar analog signal conditioning in same device. |
| Wiper resistance | 250Ω typical at ±1mA - limits insertion error and thermal noise in low-current sensing paths. |
| Standby current | <5µA total package - enables battery-powered or always-on systems requiring ultra-low quiescent power. |
| Data retention | 100 years - ensures factory-trimmed or user-saved settings persist over product lifetime without refresh. |
| Endurance | 100,000 write cycles per register - guarantees reliable reconfiguration during field calibration or adaptive tuning. |
Pinout & Package
Package: 24-lead TSSOP (4.4mm body width, MDP0044 footprint), RoHS-compliant Pb-free plus anneal finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 S0 | Serial Output | Three-state SPI data output; driven on falling SCK edge during read operations. |
| 2 A0 | Device Address LSB | Configures 2-bit slave address; ties to VSS/VCC or driven by MCU GPIO for multi-device SPI bus. |
| 3 VW3/RW3 | Potentiometer 3 wiper | Output node of third 100kΩ array; connects to amplifier input or feedback path for gain control. |
| 4 V+ | Analog positive supply | Reference rail for VHx terminals; must be ≥ VLx + 2.7V and ≤ VLx + 12V for safe operation. |
| 5 VCC | Digital system supply | Power for SPI interface, control logic, and WCR decoding; independent of analog supplies. |
| 6 VL0/RL0 | Potentiometer 0 low terminal | Ground or negative reference for first pot; sets lower bound of adjustable voltage range. |
| 7 HOLD | Serial communication hold | Pauses ongoing SPI transaction without resetting state; requires SCK LOW before assertion. |
| 8 SCK | Serial clock | SPI clock input (CPOL=0, CPHA=0); rising edge latches SI, falling edge clocks SO. |
| 9 VL2/RL2 | Potentiometer 2 low terminal | Independent low-side reference for third pot; enables multi-rail biasing in mixed-signal systems. |
| 10 VH2/RH2 | Potentiometer 2 high terminal | Positive reference for third pot; may connect to V+ or separate analog rail for level-shifting. |
| 11 VW2/RW2 | Potentiometer 2 wiper | Adjustable tap point for third pot; used in filter cutoff tuning or comparator hysteresis setting. |
| 12 V− | Analog negative supply | Reference rail for VLx terminals; enables true bipolar operation down to −5.5V. |
| 13 VSS | Digital ground | Return path for VCC and digital I/O; isolated from analog grounds in layout-critical designs. |
| 14 VW1/RW1 | Potentiometer 1 wiper | Configurable node for second pot; commonly used in dual-gain instrumentation amplifier topologies. |
| 15 VH1/RH1 | Potentiometer 1 high terminal | Upper reference for second pot; tied to V+ for symmetric range or to custom rail for offset injection. |
| 16 VL1/RL1 | Potentiometer 1 low terminal | Lower reference for second pot; decoupled from VSS to minimize digital noise coupling into analog path. |
| 17 VH3/RH3 | Potentiometer 3 high terminal | High-side connection for fourth pot; supports rail-to-rail signal conditioning in op-amp feedback loops. |
| 18 VL3/RL3 | Potentiometer 3 low terminal | Low-side connection for fourth pot; paired with VH3 to define full-scale range for ADC reference scaling. |
| 19 CS | Chip select | Active-low enable; HIGH places SO in high-impedance and enters standby mode (<5µA). |
| 20 A1 | Device Address MSB | Completes 2-bit slave address; allows up to four X9250UV24IZ-2.7T2 devices on shared SPI bus. |
| 21 SI | Serial Input | SPI data input; latched on rising SCK edge; may share net with SO in 3-wire configurations. |
| 22 WP | Hardware write protect | LOW disables nonvolatile writes to DR0–DR3; prevents accidental corruption of calibrated settings. |
| 23 NC | No connection | Internally unconnected; must remain floating or tied to VSS per layout guidelines. |
| 24 VW0/RW0 | Potentiometer 0 wiper | Primary adjustable node for first pot; typically used in power supply feedback or DAC output scaling. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 256-tap XDCP arrays | Four independent 100kΩ resistor networks with 0.4% resolution enable simultaneous multi-channel calibration without discrete components. |
| Nonvolatile wiper storage | Each pot retains last-set position in DR0 across power cycles, eliminating startup drift in closed-loop systems. |
| SPI-compatible serial interface | Standard 4-wire (CS/SCK/SI/SO) or 3-wire (shared SI/SO) protocol simplifies microcontroller integration and reduces PCB routing complexity. |
| Dual analog supply support | V+ and V− rails allow operation with ±2.7V to ±5.5V differential swing, supporting true bipolar signal conditioning in audio and sensor front-ends. |
| Hardware write protection | WP pin provides physical lockout of nonvolatile register writes, ensuring field-programmed trims remain intact during firmware updates. |
| Ultra-low standby current | <5µA total package current extends battery life in portable instrumentation and IoT endpoint devices. |
Applications
| Programmable Gain Amplifier | Offset Voltage Calibration |
|---|---|
|
Use Scenario: Adjusting gain in a precision instrumentation amplifier to match varying sensor output ranges. IC Role / Device Role / Timing Role: X9250UV24IZ-2.7T2 acts as digitally programmable feedback resistor network in noninverting amplifier topology. Use Value: Enables software-selectable gain steps (e.g., ×1, ×10, ×100) without mechanical switches or manual trimmer replacement. |
Use Scenario: Nulling DC offset in a thermocouple amplifier before analog-to-digital conversion. IC Role / Device Role / Timing Role: X9250UV24IZ-2.7T2 serves as two-terminal variable resistor injecting compensating current into amplifier input stage. Use Value: Achieves sub-millivolt offset correction with 100kΩ resolution and nonvolatile storage of calibration constants. |
| Voltage Regulator Feedback Tuning | Comparator Hysteresis Control |
|
Use Scenario: Dynamically adjusting output voltage of an adjustable LDO or switching regulator during system power states. IC Role / Device Role / Timing Role: X9250UV24IZ-2.7T2 replaces fixed resistive divider in feedback loop of TL317-type regulator. Use Value: Supports 5V–12V output range tuning with 0.4% step accuracy and automatic recall after power cycle. |
Use Scenario: Setting precise hysteresis band in a window comparator for motor overcurrent detection. IC Role / Device Role / Timing Role: X9250UV24IZ-2.7T2 configures resistor ratio defining upper/lower thresholds in dual-comparator circuit. Use Value: Delivers stable hysteresis width (e.g., ±50mV) immune to temperature drift and mechanical vibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 100kΩ channel, I²C interface, 2.7V–5.5V supply, no dual analog rails. | Lacks quad-channel integration and bipolar V+/V− capability; suitable only for unipolar, single-pot applications. | Select when board space is constrained and only one programmable resistor is needed with I²C compatibility. |
| MCP42010-I/P | Dual 10kΩ pots, SPI interface, 2.7V–5.5V supply, no nonvolatile storage, 128-tap resolution. | Lower resolution (0.8%), volatile-only wiper memory, and reduced end-to-end resistance limit dynamic range in high-impedance nodes. | Choose for cost-sensitive designs where nonvolatility and 100kΩ range are not required. |
Compared with AD5242BRUZ100 and MCP42010-I/P, the X9250UV24IZ-2.7T2 uniquely delivers quad-channel 100kΩ pots with bipolar analog supply support, nonvolatile wiper storage, and hardware write protection-making it optimal for multi-parameter calibration in industrial sensor modules and programmable power supplies.
Availability
X9250UV24IZ-2.7T2 is available at Aetrix Electronics and suitable for programmable gain amplifiers, offset calibration circuits, voltage regulator feedback networks, and comparator hysteresis control requiring stable component supply and long-term configuration retention.
Supply support for X9250UV24IZ-2.7T2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.
The X9250UV24IZ-2.7T2 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in automated test equipment, medical instrumentation, and programmable power systems.
FAQ
What is the absolute maximum voltage rating for V+ and V− pins on the X9250UV24IZ-2.7T2?
The X9250UV24IZ-2.7T2 specifies absolute maximum ratings of +10V on V+ and −10V on V−, with a maximum differential (V+) − (V−) of 12V. Operation beyond these limits risks permanent damage. The recommended operating range remains ±2.7V to ±5.5V per the -2.7 suffix designation, and the X9250UV24IZ-2.7T2 must never be subjected to voltages exceeding ±10V on either rail regardless of duration.
Does the X9250UV24IZ-2.7T2 support true bipolar operation, and how is it implemented?
Yes, the X9250UV24IZ-2.7T2 supports true bipolar operation via independent V+ and V− analog supply pins. Each potentiometer's VH/RH and VL/RL terminals reference these rails directly, allowing resistor arrays to span from −5.5V to +5.5V. This architecture enables symmetrical signal conditioning in audio preamps and sensor interfaces where input signals cross ground, and the X9250UV24IZ-2.7T2 maintains full 256-tap resolution across the entire bipolar range.
How does the hardware write protect (WP) pin function on the X9250UV24IZ-2.7T2?
When the WP pin is driven LOW, the X9250UV24IZ-2.7T2 blocks all nonvolatile write operations to its four Data Registers (DR0–DR3), preventing accidental overwrites of calibrated settings during firmware execution or debug sessions. Volatile WCR updates remain enabled. The X9250UV24IZ-2.7T2 resumes full nonvolatile write capability only when WP returns HIGH, providing a simple, latch-free method to safeguard configuration integrity.
Can the X9250UV24IZ-2.7T2 be used in a 3-wire SPI configuration, and what design considerations apply?
Yes, the X9250UV24IZ-2.7T2 supports 3-wire SPI by connecting SI and SO to the same microcontroller pin, leveraging their three-state outputs. During transmission, SI drives the line while SO is high-impedance; during reception, SO drives while SI is high-impedance. The X9250UV24IZ-2.7T2 requires careful timing control to avoid bus contention, and pull-up/pull-down resistors may be needed to ensure defined states during transitions. This reduces pin count but adds software overhead for direction management.
What is the power-up behavior of the X9250UV24IZ-2.7T2 wiper positions, and how is it controlled?
On power-up, the X9250UV24IZ-2.7T2 automatically loads the contents of Data Register 0 (DR0) for each potentiometer into its corresponding volatile Wiper Counter Register (WCR), establishing the initial wiper position. This recall occurs only after all three supplies (VCC, V+, V−) stabilize within 1ms of each other. The X9250UV24IZ-2.7T2 thus ensures repeatable startup states without host intervention, and DR0 values can be pre-programmed during manufacturing or field calibration.
X9250UV24IZ-2.7T2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250UV24IZ-2.7T2 FAQ
1.How can I place an order for X9250UV24IZ-2.7T2 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250UV24IZ-2.7T2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250UV24IZ-2.7T2 reliable?
The price and inventory of X9250UV24IZ-2.7T2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250UV24IZ-2.7T2 is usually 5 days.
3.What payment methods are accepted for X9250UV24IZ-2.7T2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250UV24IZ-2.7T2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250UV24IZ-2.7T2?
X9250UV24IZ-2.7T2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250UV24IZ-2.7T2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250UV24IZ-2.7T2?
For technical support, including X9250UV24IZ-2.7T2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250UV24IZ-2.7T2 requirements.
6.How does Aetrix verify that X9250UV24IZ-2.7T2 is sourced from the original manufacturer or authorized distributors?
All X9250UV24IZ-2.7T2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250UV24IZ-2.7T2 meets industry standards.
7.What is the process for return or replacement of X9250UV24IZ-2.7T2?
All X9250UV24IZ-2.7T2 units undergo pre-shipment inspection (PSI). If there is an issue with X9250UV24IZ-2.7T2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250UV24IZ-2.7T2 part is unused and in its original packaging.
Return procedure for X9250UV24IZ-2.7T2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250UV24IZ-2.7T2 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

