Renesas X9259US24IZ
- Part No.:
- X9259US24IZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9259US24IZ.pdf
- Description:
- IC DGTL POT 50KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9259US24IZ from Renesas (formerly Intersil) is a quad digitally controlled potentiometer (XDCP™) IC integrating four independent 256-tap, 50kΩ end-to-end resistance DCPs in a single SOIC-24 package. It operates from 2.7V to 5.5V, features 2-wire serial interface, nonvolatile data registers with 100-year retention, and supports wiper position recall at power-up. It serves as programmable gain/offset trim in precision analog signal chains.
For engineers reviewing the X9259US24IZ datasheet, X9259US24IZ pinout, X9259US24IZ application, or X9259US24IZ equivalent, this page delivers verified electrical specs, industrial-grade temperature range (-40°C to +85°C), SOIC-24 package mapping, confirmed 2-wire bus timing compliance (400kHz), and real-world use cases in sensor conditioning, voltage regulation, and audio control circuits.
Technical Context
The X9259US24IZ implements four independent CMOS-switched resistor arrays, each with 256 discrete taps and an associated volatile 8-bit Wiper Counter Register (WCR) and four nonvolatile 8-bit Data Registers (DR0–DR3). Wiper position is set via serial write, transfer from DR, or increment/decrement command - all executed over a standard 2-wire (I²C-compatible) interface.
Each DCP functions as either a three-terminal potentiometer (RH–RW–RL) or two-terminal variable resistor. Hardware write protection (WP pin) disables nonvolatile writes. Power-up loads DR#0 into corresponding WCR, ensuring deterministic startup behavior without host intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7V to 5.5V - supports single-supply operation across industrial logic families and low-power microcontrollers. |
| Total Resistance (RTOTAL) | 50kΩ ±20% - fixed end-to-end value enabling predictable gain/attenuation scaling in feedback networks. |
| Resolution | 0.4% - corresponds to 256 discrete tap positions, delivering ~3.9mV step resolution at 1V full-scale. |
| Wiper Resistance (RW) | 220Ω typical at VCC = 5V - low enough to minimize loading error in high-impedance voltage divider configurations. |
| Standby Current | <5µA max - enables battery-powered applications with extended sleep intervals without significant leakage drain. |
| Data Retention | 100 years - ensures factory-trimmed calibration values persist over product lifetime without refresh. |
| Endurance | 100,000 data changes per bit per register - sufficient for field recalibration cycles in maintenance-sensitive systems. |
| I²C Clock Frequency | Up to 400kHz - compatible with standard-mode I²C controllers without requiring high-speed mode hardware. |
Pinout & Package
Package: 24-lead SOIC (RoHS-compliant, M24.3 drawing), industrial temperature range (-40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | 2-wire slave address inputs | Set LSBs of 8-bit device address (0101xxxx); enable up to 16 devices on same bus without software arbitration. |
| SDA | 2-wire bidirectional data line | Open-drain I/O requiring external pull-up; carries instruction opcodes, register addresses, and 8-bit data payloads. |
| SCL | 2-wire clock input | Master-generated clock synchronizing all read/write/transfer operations; supports 400kHz maximum frequency. |
| WP | Hardware write protect | Active-low input disabling nonvolatile writes to Data Registers - prevents accidental corruption during firmware updates. |
| RH0–RH3 | High terminal of DCP0–DCP3 | Analog high-side connection point for each potentiometer; must remain within VSS ≤ V ≤ VCC. |
| RL0–RL3 | Low terminal of DCP0–DCP3 | Analog low-side connection point; referenced to system ground (VSS) or adjustable bias node. |
| RW0–RW3 | Wiper terminal of DCP0–DCP3 | Programmable output node; voltage scales linearly between RH and RL based on 8-bit WCR value. |
| VCC, VSS | Power supply and ground | Single 2.7–5.5V rail powers digital interface and analog core; no separate analog/digital supplies required. |
| DNC, NC | No-connect terminals | Internally unused; must be left floating per datasheet - not for PCB routing or thermal relief. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 256-tap DCPs in one package | Reduces board space and BOM count vs. four discrete digital pots; enables synchronized trimming across multiple signal paths. |
| Four nonvolatile Data Registers per DCP | Stores up to four distinct wiper settings per potentiometer - supports multi-point calibration, user presets, or fail-safe defaults. |
| Power-up auto-load from DR#0 | Guarantees known wiper state at boot without host initialization sequence - critical for safety-critical or unattended systems. |
| Increment/Decrement real-time tuning | Allows host to adjust wiper position one tap per SCL pulse (SDA HIGH = up, LOW = down) - ideal for manual UI or closed-loop servo control. |
| Hardware WP pin with active-low logic | Prevents unintended nonvolatile writes during brown-out, reset, or firmware upload - eliminates need for software lock mechanisms. |
| Pb-free SOIC-24 package | Meets RoHS Directive 2011/65/EU; compatible with standard SnPb and Pb-free reflow profiles per IPC/JEDEC J-STD-020. |
Applications
| Audio Volume Control | Voltage Regulator Feedback Trim |
|---|---|
|
Use Scenario: Adjusting gain in headphone amplifier or line-level audio stage. IC Role / Device Role / Timing Role: Acts as digitally programmable two-terminal variable resistor in amplifier feedback loop. Use Value: Enables silent, glitch-free volume changes via I²C commands; avoids mechanical wear and contact noise of analog pots. |
Use Scenario: Fine-tuning output voltage of adjustable DC-DC converter (e.g., buck regulator). IC Role / Device Role / Timing Role: Replaces fixed resistor in feedback divider network to dynamically set VOUT. Use Value: Supports remote calibration, adaptive load compensation, and factory-programmed output variants without hardware change. |
| Sensor Signal Conditioning | LED Bias Current Control |
|
Use Scenario: Compensating offset/gain errors in bridge-based pressure or temperature sensor front-end. IC Role / Device Role / Timing Role: Configured as three-terminal potentiometer to adjust zero-point and span in instrumentation amplifier. Use Value: Achieves <±0.4% linearity error over -40°C to +85°C; retains calibration through power cycles without EEPROM overhead. |
Use Scenario: Setting forward current for status or communication LEDs in industrial HMI or optical transceivers. IC Role / Device Role / Timing Role: Functions as two-terminal variable resistor in LED cathode path to regulate current. Use Value: Enables brightness grading, thermal derating, or dynamic dimming via microcontroller - no external DAC or current source needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 256-tap, 100kΩ DCP in TSSOP-16; I²C interface; no hardware WP pin; 100-year retention. | Supports only one potentiometer; lacks quad integration and dedicated write-protect pin. | Select when board space is constrained and only one programmable resistor is needed; verify absence of WP does not compromise system integrity. |
| MCP42050-I/P | Dual 256-tap, 50kΩ DCP in PDIP-14; SPI interface; volatile-only storage; 2.7–5.5V operation. | Requires external EEPROM for nonvolatile storage; uses SPI instead of I²C; fewer channels than X9259US24IZ. | Choose when existing design uses SPI peripherals and nonvolatile storage is managed externally; confirm lack of DR retention meets reliability requirements. |
Compared with AD5242BRUZ100 and MCP42050-I/P, the X9259US24IZ provides four independent DCPs with integrated nonvolatile registers and hardware write protection in a single SOIC-24 package - reducing component count, eliminating external memory, and hardening against inadvertent configuration loss in industrial environments.
Availability
X9259US24IZ is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply design, and embedded audio control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for X9259US24IZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full technical and manufacturing continuity for the XDCP™ family. Renesas is a global semiconductor leader focused on embedded processing, analog, power, and connectivity solutions.
The X9259 belongs to Renesas' XDCP™ (Digitally Controlled Potentiometer) product line, designed specifically for replacing mechanical trimmers in precision analog systems where programmability, repeatability, and long-term stability are critical - especially in industrial, medical, and communications equipment.
FAQ
What is the operating temperature range for the X9259US24IZ?
The X9259US24IZ is rated for industrial operation from -40°C to +85°C. This range is explicitly specified in the Ordering Information table of the FN8169 datasheet and validated across all electrical parameters including wiper resistance, linearity, and nonvolatile write timing. The "I" suffix in the part number denotes this extended temperature grade, distinguishing it from commercial-grade variants (0°C to +70°C).
Does the X9259US24IZ require external pull-up resistors on the SDA and SCL lines?
Yes, the X9259US24IZ requires external pull-up resistors on both SDA and SCL pins. The datasheet specifies SDA as an open-drain output, and SCL as a CMOS input - consistent with standard I²C bus requirements. Typical values range from 1.8kΩ to 10kΩ depending on bus capacitance and speed; 4.7kΩ is commonly used for 400kHz operation with moderate trace length.
How many nonvolatile data registers does each potentiometer in the X9259US24IZ have?
Each of the four potentiometers in the X9259US24IZ has four independent 8-bit nonvolatile Data Registers (DR#0 through DR#3). These registers store wiper positions or system parameters and retain data for 100 years. At power-up, DR#0 for each DCP is automatically loaded into its corresponding volatile Wiper Counter Register (WCR), ensuring repeatable startup behavior.
Can the X9259US24IZ be used as a two-terminal variable resistor?
Yes, the X9259US24IZ can be configured as a two-terminal variable resistor by connecting either RH or RL to the wiper (RW) pin, effectively shorting one end of the resistor array. The datasheet explicitly states this capability under "Circuit Level Applications" and confirms it is supported across all four DCPs without performance degradation or derating.
What is the maximum clock frequency supported by the 2-wire interface of the X9259US24IZ?
The X9259US24IZ supports a maximum 2-wire (I²C-compatible) clock frequency of 400kHz, as specified in the AC Timing table (Page 14, FN8169 Rev 6.00). This is standard-mode I²C speed, and all timing parameters - including tCYC, tHIGH, tSU:DAT, and tAA - are guaranteed across the full industrial temperature and voltage range.
X9259US24IZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 220 (Max)
X9259US24IZ FAQ
1.How can I place an order for X9259US24IZ through Aetrix?
Please submit a Request for Quotation (RFQ) for X9259US24IZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9259US24IZ reliable?
The price and inventory of X9259US24IZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9259US24IZ is usually 5 days.
3.What payment methods are accepted for X9259US24IZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9259US24IZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9259US24IZ?
X9259US24IZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9259US24IZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9259US24IZ?
For technical support, including X9259US24IZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9259US24IZ requirements.
6.How does Aetrix verify that X9259US24IZ is sourced from the original manufacturer or authorized distributors?
All X9259US24IZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9259US24IZ meets industry standards.
7.What is the process for return or replacement of X9259US24IZ?
All X9259US24IZ units undergo pre-shipment inspection (PSI). If there is an issue with X9259US24IZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9259US24IZ part is unused and in its original packaging.
Return procedure for X9259US24IZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9259US24IZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

