Renesas X9259US24Z
- Part No.:
- X9259US24Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9259US24Z.pdf
- Description:
- IC DGTL POT 50KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9259US24Z from Renesas (formerly Intersil) is a quad digitally controlled potentiometer (XDCP™) IC implementing four independent 256-tap, 50kΩ end-to-end resistive elements with volatile wiper counter registers and nonvolatile data registers. It operates from 2.7V to 5.5V, features 2-wire serial interface, <5µA standby current, and is used for precision gain control, DC bias trimming, and programmable reference generation in analog signal chains.
For engineers reviewing the X9259US24Z datasheet, X9259US24Z pinout, X9259US24Z application, or X9259US24Z equivalent, this page delivers verified electrical specs, validated SOIC-24 pin mapping, confirmed 2-wire bus timing constraints, and real-world use cases in audio, sensor conditioning, and power regulation - all traceable to FN8169 Rev 6.00.
Technical Context
The X9259US24Z integrates four independent DCP cores, each with RH/RL/RW terminals, an 8-bit volatile Wiper Counter Register (WCR), and four 8-bit nonvolatile Data Registers (DR00–DR33). Wiper position is set via serial write, transfer from DR, or real-time increment/decrement using SCL/SDA handshaking.
It implements a resistor-ladder + CMOS-switch architecture with ratiometric temperature coefficient of ±20 ppm/°C and absolute linearity error of ±1 LSB. The 2-wire interface supports up to 16 devices on one bus via A3–A0 address pins, and hardware write protection (WP) disables nonvolatile writes when asserted low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Number of DCPs | Four independent digitally controlled potentiometers on single die |
| End-to-End Resistance | 50 kΩ ±20% - defines full-scale resistance range for gain/voltage division |
| Resolution | 256 taps (0.4% per step) - enables 8-bit precision wiper positioning |
| VCC Range | 2.7 V to 5.5 V - supports single-supply operation across industrial and commercial rails |
| Standby Current | <5 µA max - enables low-power retention in battery-backed systems |
| Nonvolatile Endurance | 100,000 data changes per bit - ensures long-term register reliability in field updates |
| Data Retention | 100 years - guarantees persistent wiper defaults after power loss |
Pinout & Package
Package: 24-lead SOIC (RoHS-compliant, M24.3 drawing), body width 7.5 mm, standard JEDEC MS-013 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (DNC) | Do Not Connect | Manufacturing test pad - must remain unconnected in PCB layout |
| 2 (A0) | 2-wire Device Address LSB | Configures slave address bit 0; tied HIGH/LOW to select among 16 possible bus addresses |
| 3 (RW3) | Wiper Terminal, DCP3 | Variable output node of fourth potentiometer - connects to amplifier feedback or bias node |
| 4 (RH3) | High Terminal, DCP3 | Fixed upper resistor endpoint for DCP3 - typically tied to VCC or reference voltage |
| 5 (RL3) | Low Terminal, DCP3 | Fixed lower resistor endpoint for DCP3 - typically tied to VSS or signal return |
| 7 (VCC) | Positive Supply Rail | 2.7–5.5 V system power input; must exceed all RH/RL/RW voltages during operation |
| 8 (RL0) | Low Terminal, DCP0 | Fixed lower endpoint of first potentiometer - used in three-terminal pot or two-terminal rheostat mode |
| 9 (RH0) | High Terminal, DCP0 | Fixed upper endpoint of first potentiometer - sets total resistance span with RL0 |
| 10 (RW0) | Wiper Terminal, DCP0 | Adjustable tap point of first DCP - directly controls gain, offset, or reference level |
| 11 (A2) | 2-wire Device Address Bit 2 | Part of 4-bit address bus (A3–A0); determines unique I²C-like slave address |
| 12 (WP) | Hardware Write Protect | Active-low pin disabling nonvolatile DR writes - prevents accidental configuration overwrite |
| 13 (SDA) | 2-wire Serial Data I/O | Open-drain bidirectional bus line requiring external pull-up; carries address, opcodes, and data |
| 14 (A1) | 2-wire Device Address Bit 1 | Second address bit; combined with A0/A2/A3 to define 8-bit slave address (0101xxxx) |
| 15 (RL1) | Low Terminal, DCP1 | Fixed lower endpoint of second potentiometer - isolated electrically from other DCPs |
| 16 (RH1) | High Terminal, DCP1 | Fixed upper endpoint of second potentiometer - enables independent voltage divider setup |
| 17 (RW1) | Wiper Terminal, DCP1 | Independent adjustable node for second channel - e.g., dual-gain amplifier control |
| 18 (VSS) | Ground Reference | System return path for VCC, all RH/RL/RW terminals, and interface logic |
| 20 (RW2) | Wiper Terminal, DCP2 | Third DCP wiper - supports multi-channel calibration without external components |
| 21 (RH2) | High Terminal, DCP2 | Upper terminal of third potentiometer - configurable independently per channel |
| 22 (RL2) | Low Terminal, DCP2 | Lower terminal of third potentiometer - completes third independent resistive element |
| 23 (SCL) | 2-wire Serial Clock Input | Master-generated clock synchronizing all read/write/transfer operations; max 400 kHz |
| 24 (A3) | 2-wire Device Address MSB | Most significant address bit - completes 4-bit address for multi-device bus arbitration |
Key Features
| Feature | Design Value |
|---|---|
| Quad 256-tap DCPs | Four fully independent digital potentiometers eliminate need for discrete trimmers or multiple ICs |
| Nonvolatile Data Registers | Four 8-bit DRs per DCP store wiper positions or system parameters with 100-year retention |
| 2-wire Serial Interface | Compatible with standard I²C protocol (no ACK/NACK arbitration), supporting up to 16 devices on one bus |
| Hardware Write Protect | WP pin disables nonvolatile DR writes - prevents firmware errors from corrupting factory-trimmed settings |
| Low-Power Standby Mode | <5 µA ICC2 enables always-on configuration storage in energy-constrained applications |
Applications
| Audio Volume Control | Sensor Signal Conditioning |
|---|---|
|
Use Scenario: Adjusting gain in line-level or headphone amplifier stages. IC Role / Device Role / Timing Role: Acts as programmable two-terminal variable resistor in feedback loop of op-amp-based amplifier. Use Value: Enables microcontroller-driven volume adjustment with 256-step resolution and zero mechanical wear. |
Use Scenario: Trimming offset and gain errors in bridge-based pressure or temperature sensor interfaces. IC Role / Device Role / Timing Role: Configures precision DC bias and scaling resistors in instrumentation amplifier front-end. Use Value: Achieves <±1 LSB absolute linearity and ±20 ppm/°C ratiometric tracking for stable sensor calibration. |
| Voltage Regulator Feedback | RF Power Amplifier Biasing |
|
Use Scenario: Dynamically setting output voltage of adjustable DC-DC or LDO regulators. IC Role / Device Role / Timing Role: Replaces fixed resistor divider in feedback network to enable software-controlled VOUT. Use Value: Supports 50 kΩ total resistance and 2.7–5.5 V operation - compatible with common regulator feedback currents. |
Use Scenario: Setting gate bias voltage for GaAs or Si RF power transistors in wireless transceivers. IC Role / Device Role / Timing Role: Provides stable, digitally adjustable DC bias point with low noise (<−120 dB/√Hz). Use Value: Minimizes thermal drift via ±20 ppm/°C ratiometric tempco - critical for PA efficiency stability over temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10 kΩ DCP, SPI interface, no hardware WP, 100 kΩ max wiper resistance | Lacks 2-wire compatibility and write-protect; requires SPI controller instead of I²C | Select when SPI is preferred and lower end-to-end resistance (10 kΩ) suits feedback impedance targets |
| MCP42050-I/P | Dual 50 kΩ DCP, SPI interface, 2.7–5.5 V, no nonvolatile DRs - only volatile wiper registers | No persistent storage; wiper resets to mid-scale at power-up unless externally reloaded | Choose for cost-sensitive dual-channel use where nonvolatile defaults are not required |
Compared with AD5204BRUZ10 and MCP42050-I/P, the X9259US24Z uniquely combines quad 50 kΩ channels, true 2-wire compatibility, hardware write protection, and four nonvolatile data registers per channel - enabling robust, self-initializing analog configuration without host firmware intervention at startup.
Availability
X9259US24Z is available at Aetrix Electronics and suitable for audio amplifiers, sensor signal conditioners, programmable power supplies, and RF bias networks requiring stable component supply across commercial temperature range (0°C to +70°C).
Supply support for X9259US24Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical and manufacturing continuity for the XDCP™ family. Renesas is a global semiconductor leader focused on embedded processing, analog, and power solutions.
The X9259 belongs to Renesas' XDCP™ (Digitally Controlled Potentiometer) product line, designed specifically for replacing mechanical trimmers in precision analog systems requiring programmable resistance, nonvolatile configuration storage, and low-power serial control.
FAQ
What is the operating voltage range for the X9259US24Z?
The X9259US24Z operates from 2.7 V to 5.5 V, as specified in the "X9259-2.7" variant designation in the Ordering Information table of FN8169 Rev 6.00. This extended low-voltage capability enables compatibility with modern 3.3 V and mixed-voltage systems, unlike the standard 5 V ±10% version.
Does the X9259US24Z retain wiper settings after power cycling?
Yes - the X9259US24Z automatically loads the contents of default Data Registers (DR00, DR10, DR20, DR30) into their corresponding volatile Wiper Counter Registers (WCR0–WCR3) at power-up. These DR values are nonvolatile and retain settings for 100 years, ensuring repeatable startup behavior without host initialization.
How many devices can share the same 2-wire bus with the X9259US24Z?
Up to 16 X9259US24Z devices can coexist on a single 2-wire bus. This is enabled by the four device address pins (A3–A0), which configure the four least-significant bits of the 8-bit slave address (with fixed MSBs 0101), yielding 2⁴ = 16 unique addresses.
What is the maximum clock frequency supported by the X9259US24Z 2-wire interface?
The X9259US24Z supports a maximum SCL clock frequency of 400 kHz, as documented in the AC Timing table (Page 14, FN8169 Rev 6.00). This aligns with standard fast-mode I²C timing and ensures reliable communication with common microcontroller peripherals.
Can the X9259US24Z be used as a two-terminal variable resistor?
Yes - each of the four DCPs in the X9259US24Z can operate as either a three-terminal potentiometer (using RH, RL, and RW) or a two-terminal variable resistor (e.g., connecting RH to signal and RW to output, leaving RL open or grounded). This flexibility is explicitly stated in the datasheet's first paragraph and Functional Diagram.
X9259US24Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 220 (Max)
X9259US24Z FAQ
1.How can I place an order for X9259US24Z through Aetrix?
Please submit a Request for Quotation (RFQ) for X9259US24Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9259US24Z reliable?
The price and inventory of X9259US24Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9259US24Z is usually 5 days.
3.What payment methods are accepted for X9259US24Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9259US24Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9259US24Z?
X9259US24Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9259US24Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9259US24Z?
For technical support, including X9259US24Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9259US24Z requirements.
6.How does Aetrix verify that X9259US24Z is sourced from the original manufacturer or authorized distributors?
All X9259US24Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9259US24Z meets industry standards.
7.What is the process for return or replacement of X9259US24Z?
All X9259US24Z units undergo pre-shipment inspection (PSI). If there is an issue with X9259US24Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9259US24Z part is unused and in its original packaging.
Return procedure for X9259US24Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9259US24Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

