Renesas X9259UV24IT1
- Part No.:
- X9259UV24IT1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9259UV24IT1.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,856
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9259UV24IT1 from Intersil (now Renesas) is a quad digitally controlled potentiometer (XDCP™) IC implementing four independent 256-tap, 50kΩ end-to-end resistance potentiometers with volatile wiper counter registers and nonvolatile data registers. It operates from 2.7V to 5.5V, features 2-wire serial interface, <5µA standby current, and 0.4% resolution. It is used for precision gain control in audio amplifiers, DC bias trimming in RF power amplifiers, and programmable reference voltage generation in sensor signal conditioning circuits.
For engineers reviewing the X9259UV24IT1 datasheet, X9259UV24IT1 pinout, X9259UV24IT1 application, or X9259UV24IT1 equivalent, this page delivers verified technical context, validated pin functions, confirmed operating parameters, and real-world circuit-level use cases - all specific to the TSSOP-24 package, industrial temperature range (-40°C to +85°C), and RoHS-compliant construction of X9259UV24IT1.
Technical Context
The X9259UV24IT1 integrates four monolithic CMOS DCPs, each with resistor ladder and CMOS switch array, enabling precise digital wiper positioning via 8-bit WCR. Each potentiometer supports both three-terminal potentiometer and two-terminal variable resistor configurations.
Its 2-wire interface uses open-drain SDA with pull-up requirement and active-low WP for hardware write protection. Device addressing is set by A3–A0 pins, allowing up to 16 devices on one bus. Nonvolatile writes require high-voltage cycle timing (5–10ms) and are inhibited when WP is low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Number of Potentiometers | Four independent DCPs, enabling simultaneous multi-channel analog tuning without discrete components. |
| End-to-End Resistance | 50kΩ ±20%, defining full-scale resistance range for gain/attenuation scaling in amplifier feedback networks. |
| Resolution | 256 taps (8-bit), delivering 0.4% step resolution for fine-grained adjustment of voltage division ratios. |
| Wiper Resistance | 220Ω typical at VCC = 5V, directly impacting insertion loss and loading error in precision voltage divider applications. |
| Supply Voltage Range | 2.7V to 5.5V, supporting compatibility with modern low-voltage microcontrollers and mixed-signal systems. |
| Standby Current | <5µA maximum, enabling battery-powered or energy-sensitive designs requiring ultra-low quiescent power. |
| Data Retention | 100 years, ensuring long-term storage of calibrated trim values across product lifecycle without refresh. |
| Endurance | 100,000 data changes per bit per register, supporting field recalibration and adaptive system tuning over extended operation. |
Pinout & Package
Package: 24-pin TSSOP (RoHS-compliant, M24.173 drawing), surface-mount, 0.65mm pitch, suitable for automated assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | 2-wire slave address inputs | Set LSBs of 8-bit I²C address; must be hardwired to VCC or VSS for deterministic device selection on shared bus. |
| SDA | Serial data I/O (open-drain) | Bi-directional data line requiring external pull-up; interfaces with standard I²C masters for register read/write/transfer. |
| SCL | Serial clock input | Master-provided clock synchronizing all 2-wire transactions; supports up to 400kHz operation. |
| WP | Hardware write protect (active-low) | Prevents accidental nonvolatile writes to DR registers when asserted, critical for field reliability during firmware updates. |
| RH0–RH3 | High terminal of DCP0–DCP3 | Analog high-side connection point for each potentiometer; referenced to VCC or signal rail depending on configuration. |
| RL0–RL3 | Low terminal of DCP0–DCP3 | Analog low-side connection point; tied to VSS, reference voltage, or signal return path per channel. |
| RW0–RW3 | Wiper terminal of DCP0–DCP3 | Adjustable output node; position determined by WCR value; drives amplifier inputs, bias nodes, or feedback paths. |
| VCC / VSS | Power supply and ground | Single 2.7–5.5V supply powers logic and analog core; no separate analog/digital rails required. |
| NC / DNC | No-connect / do-not-connect | Manufacturing test pins; must remain unconnected per datasheet to avoid functional interference or ESD risk. |
Key Features
| Feature | Design Value |
|---|---|
| Four integrated DCPs in single TSSOP-24 | Reduces board area and BOM count vs. four discrete digital pots; eliminates inter-channel mismatch in multi-loop systems. |
| Nonvolatile data registers (4 per DCP) | Enables factory calibration storage and user preference persistence across power cycles without external EEPROM. |
| Global transfer instructions | Allows synchronized wiper update across all four pots with single command-critical for matched gain/offset correction. |
| Increment/decrement real-time tuning | Permits host-controlled fine-step wiper adjustment via SCL clocking without full register write, ideal for UI-driven calibration. |
| Hardware write protect (WP pin) | Provides physical layer security against unintended DR corruption during system boot or firmware execution. |
| Ratiometric tempco of 20ppm/°C | Maintains stable voltage division ratio over temperature, essential for precision sensor bridges and reference generators. |
Applications
| Audio Gain Control | RF Power Amplifier Biasing |
|---|---|
Use Scenario: Adjusting volume level and tone balance in consumer audio receivers using digital control instead of mechanical potentiometers. IC Role / Device Role / Timing Role: Acts as digitally programmable two-terminal variable resistor in amplifier feedback loop to set closed-loop gain. Use Value: Enables remote control, preset memory, and automatic calibration while eliminating mechanical wear and contact noise. |
Use Scenario: Setting optimal DC bias point for GaAs FETs in wireless base station RF power amplifiers to maximize efficiency and linearity. IC Role / Device Role / Timing Role: Functions as precision three-terminal potentiometer providing adjustable gate voltage reference to RF transistor. Use Value: Compensates for process drift and temperature-induced bias shift, improving PA stability and reducing thermal derating. |
| Sensor Signal Conditioning | Programmable Voltage Reference |
Use Scenario: Trimming offset and gain errors in industrial temperature sensor front-ends based on RTD or thermistor Wheatstone bridges. IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor in bridge leg to null initial offset; also used in amplifier gain-setting network. Use Value: Achieves <±0.1% total error after calibration, meeting Class A industrial sensor accuracy requirements. |
Use Scenario: Generating stable, software-adjustable reference voltages for comparators and ADCs in programmable logic controllers. IC Role / Device Role / Timing Role: Operates as three-terminal potentiometer with RH tied to VCC and RL to VSS, delivering ratiometric output to comparator input. Use Value: Provides 256-step resolution and 100-year retention, enabling field-configurable trip points without hardware change. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Dual 256-tap, 10kΩ, I²C interface, ±30% RTOTAL tolerance, no hardware WP pin. | Limited to two channels; lower end-to-end resistance reduces voltage handling but improves current drive capability. | Choose when dual-channel operation suffices and tighter wiper resistance (<45Ω) is prioritized over nonvolatile storage depth. |
| MCP42010-I/ST | Single 256-tap, 10kΩ, SPI interface, 1.8–5.5V supply, no global transfer or increment/decrement mode. | Requires separate ICs per channel; lacks synchronized multi-pot update and real-time fine-tuning capability. | Prefer for SPI-based systems where channel count is low and firmware simplicity outweighs multi-pot coordination needs. |
Compared with AD5242BRUZ10 and MCP42010-I/ST, X9259UV24IT1 uniquely delivers four independent, nonvolatile, globally controllable DCPs in one TSSOP-24 package with hardware write protection-making it optimal for compact, high-channel-count, field-calibratable analog systems.
Availability
X9259UV24IT1 is available at Aetrix Electronics and suitable for audio gain control, RF power amplifier biasing, sensor signal conditioning, and programmable voltage reference applications requiring stable component supply, long-term calibration retention, and industrial temperature operation.
Supply support for X9259UV24IT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (acquired by Renesas Electronics in 2017) is a semiconductor company specializing in high-performance analog and power management ICs for industrial, communications, and computing markets.
The X9259 product line was designed for precision analog trimming and programmable resistance in embedded systems requiring nonvolatile calibration, multi-channel coordination, and robust 2-wire interface compatibility.
FAQ
What is the operating temperature range for X9259UV24IT1?
X9259UV24IT1 is rated for industrial temperature operation from -40°C to +85°C. This range is confirmed in the Ordering Information table (page 2) and Recommended Operating Conditions (page 12) of the FN8169 datasheet. The "UV" suffix explicitly denotes the industrial-grade version, distinguishing it from the commercial-grade "US" variant (0°C to +70°C). This makes X9259UV24IT1 suitable for deployment in harsh environments such as factory automation, outdoor telecom equipment, and automotive under-hood modules where thermal stability is critical.
Does X9259UV24IT1 support true I²C communication?
Yes, X9259UV24IT1 implements a standard 2-wire interface compatible with I²C protocol specifications, including START/STOP conditions, ACK/NACK handshaking, and 7-bit addressing (with 4-bit device address set by A3–A0). It supports 400kHz clock frequency (fast-mode), open-drain SDA with external pull-up, and proper timing margins per I²C spec. However, it does not implement full I²C slave arbitration or clock stretching - it operates strictly as a simple slave device. All documented instructions (Read WCR, Write DR, etc.) function reliably with standard I²C masters like STM32, PIC, or Arduino Wire libraries.
How many nonvolatile registers does X9259UV24IT1 have per potentiometer?
X9259UV24IT1 has four 8-bit nonvolatile Data Registers (DR#0 through DR#3) for each of its four potentiometers, totaling 16 nonvolatile registers. As stated on page 5, "Each of the four DCPs has four 8-bit nonvolatile Data Registers." These registers store wiper positions or system parameters and retain data for 100 years. DR#0 is loaded into the corresponding Wiper Counter Register (WCR) at power-up, enabling repeatable startup behavior. Writes to these registers require a 5–10ms high-voltage write cycle and are blocked when the WP pin is low.
What is the wiper resistance specification for X9259UV24IT1 at 3.3V supply?
At VCC = 3.3V, the wiper resistance (RW) of X9259UV24IT1 is 300Ω typical, as specified in the Analog Specifications table (page 12, "RW Wiper Resistance" row, "at VCC = 3V" condition). While the datasheet lists values at 3V and 5V, interpolation confirms 300Ω is the applicable typical value for 3.3V operation. This parameter directly affects loading error in voltage divider configurations - for example, when driving a 10kΩ load, the resulting error is ~3% - and must be accounted for in precision gain-setting networks.
Can X9259UV24IT1 be used as a two-terminal variable resistor?
Yes, X9259UV24IT1 can be configured as a two-terminal variable resistor by connecting either RH or RL to the wiper (RW) pin, effectively shorting one end of the potentiometer. The datasheet explicitly states on page 1: "The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor…" This configuration is commonly used in current-source programming, LED brightness control, and programmable current-limit circuits. When used this way, the effective resistance ranges from near 0Ω (wiper at shorted terminal) to the full 50kΩ (wiper at opposite terminal), with 256 discrete steps.
X9259UV24IT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 220 (Max)
X9259UV24IT1 FAQ
1.How can I place an order for X9259UV24IT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9259UV24IT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9259UV24IT1 reliable?
The price and inventory of X9259UV24IT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9259UV24IT1 is usually 5 days.
3.What payment methods are accepted for X9259UV24IT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9259UV24IT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9259UV24IT1?
X9259UV24IT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9259UV24IT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9259UV24IT1?
For technical support, including X9259UV24IT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9259UV24IT1 requirements.
6.How does Aetrix verify that X9259UV24IT1 is sourced from the original manufacturer or authorized distributors?
All X9259UV24IT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9259UV24IT1 meets industry standards.
7.What is the process for return or replacement of X9259UV24IT1?
All X9259UV24IT1 units undergo pre-shipment inspection (PSI). If there is an issue with X9259UV24IT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9259UV24IT1 part is unused and in its original packaging.
Return procedure for X9259UV24IT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9259UV24IT1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

