Renesas X9260TS24Z
- Part No.:
- X9260TS24Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9260TS24Z.pdf
- Description:
- IC DGT POT 100KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9260TS24Z from Intersil is a dual-channel, nonvolatile, digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI interface, and ±5V dual analog supply capability. It provides precise, programmable resistance trimming for gain control, offset adjustment, and reference voltage setting in precision analog circuits operating from -40°C to +85°C.
For engineers reviewing the X9260TS24Z datasheet, X9260TS24Z pinout, X9260TS24Z application, or X9260TS24Z equivalent, this device supports dual independent wiper control, 100-year data retention, 100kΩ end-to-end resistance, power-on recall from DR0, and hardware write protection - critical for industrial sensor conditioning and audio biasing designs requiring long-term calibration stability.
Technical Context
The X9260TS24Z integrates two independent 255-segment resistor arrays with CMOS wiper switches controlled by 8-bit volatile Wiper Counter Registers (WCRs). Each channel features four nonvolatile Data Registers (DR0–DR3), enabling storage of multiple calibrated positions and recall at power-up.
Its SPI interface operates up to 2 MHz with full read/write/transfer command set, including Increment/Decrement for real-time fine-tuning. Analog supplies V+ (2.7V to 5.5V) and V- (-2.7V to -5.5V) define the wiper voltage range, while VCC (2.7V to 5.5V) powers logic - supporting true bipolar operation with <5 µA standby current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 100 kΩ - sets maximum adjustable resistance range for each potentiometer channel. |
| Resolution | 256 taps (0.4% step size) - enables 8-bit precision wiper positioning across full resistance range. |
| VCC supply range | 2.7 V to 5.5 V - compatible with modern low-voltage microcontrollers and mixed-signal systems. |
| V+ / V− analog supply | +2.7 V to +5.5 V / −2.7 V to −5.5 V - supports true bipolar signal conditioning and rail-to-rail wiper voltage swing. |
| Nonvolatile endurance | 100,000 write cycles per register - ensures reliable field recalibration over product lifetime. |
| Data retention | 100 years - maintains factory or field-set wiper positions without battery backup. |
| Standby current | <5 µA max - enables ultra-low-power operation in always-on sensor or metering applications. |
| SPI clock frequency | Up to 2 MHz - allows fast configuration updates without CPU overhead in real-time control loops. |
Pinout & Package
24-lead SOIC (300 mil), RoHS-compliant Pb-free plus anneal package (M24.3 drawing), surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SO) | Serial output | SPI data output; driven low/high or high-impedance depending on CS state and instruction phase. |
| 2 (A0), 14 (A1) | Device address inputs | Set 2-bit slave address; enable multi-device SPI bus sharing without external decoding logic. |
| 6 (V+), 19 (V−) | Analog supply rails | Power wiper switches and define absolute voltage limits for RH/RL/RW terminals; must ramp within 1 ms of VCC. |
| 7 (VCC), 18 (VSS) | Digital supply and ground | Power SPI interface and control logic; decoupling required near pin for noise immunity. |
| 8 (RL0), 9 (RH0), 10 (RW0) | Potentiometer 0 terminals | Three-terminal connection points for first DCP channel; RW0 wiper position set by WCR0 contents. |
| 15 (RL1), 16 (RH1), 17 (RW1) | Potentiometer 1 terminals | Independent three-terminal interface for second DCP channel; fully isolated from Pot 0. |
| 11 (CS), 13 (SI), 23 (SCK), 24 (HOLD) | SPI bus interface | Standard 4-wire SPI with hold capability; HOLD allows pausing transfers without resetting sequence. |
| 12 (WP) | Hardware write protect | Active-low input preventing nonvolatile writes to DR registers - prevents accidental calibration loss. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent potentiometers | Two fully separate 100 kΩ, 256-tap resistor arrays with dedicated WCRs and DRs - eliminates crosstalk in dual-loop systems. |
| Power-on wiper recall | Automatically loads DR0 value into WCR at startup - ensures repeatable initial bias point without host initialization code. |
| Four nonvolatile data registers per channel | Enables storage of multiple calibrated settings (e.g., min/max/typical/compensated) - supports adaptive calibration schemes. |
| SPI Increment/Decrement command | Real-time wiper stepping via SI level during SCK pulses - enables smooth manual or software-controlled fine-tuning. |
| Wiper resistance | 150 Ω typical at ±3 V supplies - minimizes loading error in high-impedance feedback paths and voltage divider applications. |
| Hardware write protection | WP pin disables DR writes when asserted - prevents unintended overwrites during system debug or firmware updates. |
Applications
| Audio Volume Control | Sensor Offset Calibration |
|---|---|
Use Scenario: Adjusting gain in line-level audio preamplifiers with microcontroller-based UI. IC Role / Device Role / Timing Role: Dual-channel digital potentiometer replacing mechanical trimmers; one channel controls left, one right channel gain. Use Value: Eliminates manual calibration drift; retains last-set volume after power cycle via DR0 recall. |
Use Scenario: Compensating zero-point error in bridge-based pressure sensors in industrial transmitters. IC Role / Device Role / Timing Role: Two-terminal variable resistor in op-amp offset null path; configured during factory calibration. Use Value: Stores calibrated offset value in DR2 for field recalibration; 100-year retention ensures accuracy over product lifetime. |
| Voltage Regulator Feedback | RF Power Amplifier Bias |
Use Scenario: Dynamically adjusting output voltage of isolated DC-DC converters in programmable power supplies. IC Role / Device Role / Timing Role: Three-terminal potentiometer in TL431 shunt regulator feedback network. Use Value: Enables remote voltage programming via SPI; 0.4% resolution supports ≤10 mV output step accuracy. |
Use Scenario: Setting quiescent current in GaAs FET RF power amplifiers for temperature-stable linear operation. IC Role / Device Role / Timing Role: Two-terminal variable resistor in gate bias network; V+/V− supplies accommodate negative gate voltages. Use Value: Supports bipolar biasing down to −5.5 V; wiper resistance <150 Ω minimizes thermal drift impact on bias point. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 100 kΩ channel, I²C interface, no dual-supply analog rails (VDD only); 256-tap, 20-year retention. | Lacks bipolar analog support and dual-channel independence; requires level-shifting for negative voltage nodes. | Select when I²C bus is preferred and bipolar operation is unnecessary; verify wiper resistance (45 Ω typ) suits low-Z load requirements. |
| MCP42100-I/P | Single 100 kΩ channel, SPI interface, unipolar analog supply (VDD only); 256-tap, 200-year retention, 100k write cycles. | No V+/V− pins - cannot interface directly with signals beyond VDD/GND; no hardware write protect pin. | Choose for cost-sensitive, single-channel, unipolar-only designs where extended data retention outweighs dual-supply need. |
Compared with AD5242BRUZ100 and MCP42100-I/P, the X9260TS24Z uniquely delivers dual independent channels with true ±5.5 V analog rail support, hardware write protection, and guaranteed 100-year data retention - making it the only option for industrial bipolar signal conditioning requiring long-term calibration integrity.
Availability
X9260TS24Z is available at Aetrix Electronics and suitable for industrial sensor transmitters, programmable power supplies, audio equipment, and RF bias networks requiring stable component supply with guaranteed long-term calibration retention.
Supply support for X9260TS24Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The X9260TS24Z belongs to Intersil's XDCP™ (eXternally Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical potentiometers in industrial, medical, and communications equipment where long-term stability, programmability, and nonvolatile calibration storage are essential.
FAQ
What is the maximum analog voltage range supported by the X9260TS24Z?
The X9260TS24Z supports V+ from +2.7 V to +5.5 V and V− from −2.7 V to −5.5 V, enabling a total analog voltage swing of up to ±5.5 V across its RH/RL/RW terminals. This allows direct interfacing with bipolar op-amps and AC-coupled signal paths without level-shifting circuitry. The X9260TS24Z requires all three supplies (VCC, V+, V−) to stabilize within 1 ms of each other during power-up to ensure reliable operation.
Does the X9260TS24Z support true dual-channel independence?
Yes, the X9260TS24Z implements two physically and electrically isolated 100 kΩ resistor arrays, each with its own Wiper Counter Register (WCR0/WCR1) and four nonvolatile Data Registers (DR0–DR3 per channel). Commands target individual channels via the P0 bit in the instruction byte, and wiper movement, storage, and recall occur independently - critical for applications like stereo audio gain control or dual-sensor offset compensation.
How does the hardware write protect (WP) pin function on the X9260TS24Z?
The WP pin on the X9260TS24Z is an active-low input that disables all nonvolatile write operations to the Data Registers (DR0–DR3) when held LOW. While WP is asserted, instructions like Write Data Register or XFR WCR-to-DR will execute but not commit changes to nonvolatile memory. This prevents accidental overwrites during system debugging or firmware updates. The X9260TS24Z remains fully functional for volatile wiper control and reads regardless of WP state.
What is the wiper response time after issuing a transfer command on the X9260TS24Z?
After issuing an XFR Data Register-to-Wiper Counter Register command, the X9260TS24Z updates the wiper position within 5–10 µs (tWRL). This fast response enables real-time calibration updates in closed-loop systems. In contrast, nonvolatile writes (e.g., Write Data Register) require 5–10 ms (tWR) to complete due to internal high-voltage programming - during which the WIP status bit reads HIGH and the device ignores new commands.
Can the X9260TS24Z be used as a two-terminal variable resistor?
Yes, the X9260TS24Z can operate as a two-terminal variable resistor by connecting either RH or RL to the same node as RW (e.g., short RH0 to RW0), leaving the other terminal open. In this configuration, resistance varies from near-zero (WCR = 0x00 or 0xFF) to full end-to-end value (100 kΩ), with wiper resistance (150 Ω typ) contributing minimal error. This mode is commonly used in LED current-setting or amplifier gain-control applications where three-terminal potentiometer topology is unnecessary.
X9260TS24Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 100
X9260TS24Z FAQ
1.How can I place an order for X9260TS24Z through Aetrix?
Please submit a Request for Quotation (RFQ) for X9260TS24Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9260TS24Z reliable?
The price and inventory of X9260TS24Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9260TS24Z is usually 5 days.
3.What payment methods are accepted for X9260TS24Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9260TS24Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9260TS24Z?
X9260TS24Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9260TS24Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9260TS24Z?
For technical support, including X9260TS24Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9260TS24Z requirements.
6.How does Aetrix verify that X9260TS24Z is sourced from the original manufacturer or authorized distributors?
All X9260TS24Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9260TS24Z meets industry standards.
7.What is the process for return or replacement of X9260TS24Z?
All X9260TS24Z units undergo pre-shipment inspection (PSI). If there is an issue with X9260TS24Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9260TS24Z part is unused and in its original packaging.
Return procedure for X9260TS24Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9260TS24Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

