Renesas X9261US24
- Part No.:
- X9261US24
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9261US24.pdf
- Description:
- IC DGTL POT 50KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:491
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9261US24 from Intersil is a dual digitally-controlled potentiometer (XDCP™) IC with 256-tap resolution per channel, 50 kΩ end-to-end resistance, SPI serial interface, and nonvolatile wiper position storage. It operates from a single 5 V ±10% supply, delivers <5 µA standby current, and is housed in a 24-lead SOIC package for precision analog trimming in industrial control and sensor signal conditioning.
For engineers reviewing the X9261US24 datasheet, X9261US24 pinout, X9261US24 application, or X9261US24 equivalent, this device supports programmable gain/offset adjustment, power-on recall of wiper settings, and dual independent potentiometer operation-critical for embedded systems requiring repeatable analog configuration without external EEPROM.
Technical Context
The X9261US24 integrates two independent 256-tap resistor arrays with CMOS switch-based wiper control, each managed by an 8-bit volatile Wiper Counter Register (WCR) and four nonvolatile Data Registers (DR0–DR3). Its SPI interface supports read/write/transfer operations with device addressing via A1/A0 pins and hardware write protection via WP.
Each potentiometer functions as either a three-terminal voltage divider or two-terminal variable resistor, with wiper resistance of 150 Ω typical at 5 V, absolute linearity ±1 MI, and ratiometric temperature coefficient of 20 ppm/°C-enabling stable performance across 0°C to +70°C commercial operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 50 kΩ - sets maximum adjustable resistance range for gain/voltage scaling circuits |
| Resolution | 256 taps (0.4%) - enables fine-grained analog tuning with ~0.39% step size per tap |
| Supply voltage | 5 V ±10% - compatible with standard logic-level microcontrollers and industrial 5 V rails |
| Standby current | <5 µA max - supports low-power battery-backed or always-on analog calibration systems |
| Data retention | 100 years - ensures long-term wiper position persistence without refresh or backup power |
| Endurance | 100,000 writes per register - supports frequent recalibration in field-deployed equipment |
| SPI clock frequency | 2 MHz max - allows fast host-side configuration without high-speed MCU overhead |
Pinout & Package
Package: 24-lead SOIC (300 mil), RoHS-compliant Pb-free plus anneal finish (M24.3 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SO | Serial data output | Tri-state SPI output; returns wiper position or register data on falling SCK edge |
| SI | Serial data input | Accepts instruction/opcodes/data on rising SCK edge; supports daisy-chaining |
| SCK | Serial clock | Master-generated clock synchronizing all SPI transfers; max 2 MHz |
| CS | Chip select | Active-low enable; must transition HIGH→LOW before any command sequence |
| WP | Hardware write protect | Low = blocks nonvolatile writes to DR registers; prevents accidental configuration loss |
| HOLD | Serial bus pause | Allows temporary suspension of ongoing SPI transfer without resetting state |
| A0, A1 | Device address inputs | Set 4-bit slave address; enable multiple X9261 devices on same SPI bus |
| RH0, RL0, RW0 | Potentiometer 0 terminals | High/low/wiper connections for first DCP; support 3-terminal or 2-terminal configurations |
| RH1, RL1, RW1 | Potentiometer 1 terminals | Independent second DCP channel; identical electrical behavior to POT0 |
| VCC, VSS | Power supply | Single 5 V supply with no sequencing requirements; VCC ≥ all RH/RL/RW voltages |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent potentiometers | Enables simultaneous gain and offset adjustment in single-supply op-amp circuits without cross-talk |
| Power-on recall from DR0 | Automatically restores last-saved wiper position at startup-no host initialization required |
| Four nonvolatile data registers per pot | Stores up to four distinct calibration points per channel (e.g., min/max/typical/backup) |
| Increment/decrement command mode | Allows real-time fine-tuning via clocked SI level-no full instruction overhead needed |
| Wiper resistance ≤150 Ω @ 5 V | Minimizes loading error in high-impedance feedback paths (e.g., precision voltage references) |
Applications
| Audio Volume Control | Voltage Regulator Trim |
|---|---|
|
Use Scenario: Adjusting audio signal amplitude in consumer-grade amplifiers and DAC output stages. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical potentiometer in feedback path of op-amp-based volume control. Use Value: Eliminates mechanical wear and drift; retains last-set volume after power cycle via DR0 recall. |
Use Scenario: Setting output voltage of adjustable linear regulators (e.g., LM317) in industrial power supplies. IC Role / Device Role / Timing Role: Three-terminal potentiometer configuring R1/R2 feedback divider ratio. Use Value: Enables remote digital calibration and field reprogramming without hardware modification. |
| Sensor Signal Conditioning | RF Bias Control |
|
Use Scenario: Trimming offset and gain errors in bridge-based pressure or temperature sensor front-ends. IC Role / Device Role / Timing Role: Dual-channel use: one pot for zero-adjust (offset null), second for span calibration (gain). Use Value: Achieves <±0.4% total system accuracy over temperature using ratiometric 20 ppm/°C tracking. |
Use Scenario: Controlling DC bias point of RF power amplifier transistors in wireless base stations. IC Role / Device Role / Timing Role: Two-terminal variable resistor setting gate/base current in Class-A/B amplifier stages. Use Value: Maintains stable quiescent current across thermal cycles due to low tempco and nonvolatile storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally-controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL22424 | Single-channel, 256-tap, 10 kΩ/50 kΩ/100 kΩ options, I²C interface, same SOIC-24 package | Lacks dual-pot architecture and SPI compatibility; requires I²C host and separate configuration for multi-channel use | Select when system already uses I²C and only one adjustable resistor is needed per node |
| AD5242BRUZ10 | Dual 256-tap, 10 kΩ end-to-end, I²C interface, TSSOP-16 package, 2.7–5.5 V supply | Lower resistance range limits voltage divider headroom; smaller package reduces layout area but lacks HOLD/CS control | Prefer for space-constrained designs needing lower supply voltage flexibility and I²C simplicity |
Compared with X9261US24, ISL22424 offers simpler I²C integration but sacrifices dual-channel independence and SPI timing control, while AD5242BRUZ10 provides compact dual-pot functionality at lower resistance but omits hardware write protection and power-on recall from nonvolatile memory.
Availability
X9261US24 is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded power management, and audio signal processing requiring stable component supply and long-term configuration retention.
Supply support for X9261US24 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog and power management ICs for industrial, computing, and communications markets.
The X9261US24 belongs to Intersil's XDCP™ family of digitally-controlled potentiometers, designed specifically for replacing mechanical trimmers in automated test equipment, factory-calibrated instruments, and field-upgradable analog subsystems.
FAQ
What is the operating temperature range for the X9261US24?
The X9261US24 is rated for commercial operation from 0°C to +70°C. Its specifications-including end-to-end resistance tolerance, linearity, and wiper response time-are guaranteed across this range. While absolute maximum ratings extend to +135°C, functional performance outside 0°C–70°C is not characterized or warranted per the datasheet.
Does the X9261US24 require external components to operate as a basic potentiometer?
No, the X9261US24 operates autonomously with only VCC, VSS, and SPI interface connections. No external capacitors, pull-ups, or level shifters are required for standard 5 V operation. The RH/RL/RW terminals connect directly to circuit nodes, and internal power-on recall eliminates need for host initialization of wiper position.
How does the hardware write protect (WP) pin function on the X9261US24?
When the WP pin is held LOW, the X9261US24 blocks all nonvolatile writes to its Data Registers (DR0–DR3), preventing accidental overwrites of calibrated settings. Volatile Wiper Counter Register (WCR) updates remain enabled. WP must be HIGH to perform store operations; it has no effect on read or transfer instructions.
Can the X9261US24 be used in a two-wire (I²C-like) SPI configuration?
Yes-the X9261US24 supports bidirectional SPI communication where SO and SI share a single trace. Its SO pin is tri-state and driven only during read cycles, allowing wire-OR connection with SI. This reduces MCU pin count while maintaining full read/write capability, provided proper timing margins and slew rate control are observed.
What is the wiper response time after issuing a load instruction to the X9261US24?
The X9261US24 exhibits a wiper response time of 5–10 µs (tWRL) after completion of any load instruction-including Write WCR, XFR DR→WCR, or Power-on Recall. This delay reflects internal switch settling and is independent of SPI clock speed, ensuring predictable analog settling in closed-loop systems.
X9261US24 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150 (Max)
X9261US24 FAQ
1.How can I place an order for X9261US24 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9261US24 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9261US24 reliable?
The price and inventory of X9261US24 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9261US24 is usually 5 days.
3.What payment methods are accepted for X9261US24?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9261US24 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9261US24?
X9261US24 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9261US24 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9261US24?
For technical support, including X9261US24 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9261US24 requirements.
6.How does Aetrix verify that X9261US24 is sourced from the original manufacturer or authorized distributors?
All X9261US24 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9261US24 meets industry standards.
7.What is the process for return or replacement of X9261US24?
All X9261US24 units undergo pre-shipment inspection (PSI). If there is an issue with X9261US24, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9261US24 part is unused and in its original packaging.
Return procedure for X9261US24:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9261US24 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

