Renesas X9268US24Z
- Part No.:
- X9268US24Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9268US24Z.pdf
- Description:
- IC DGTL POT 50KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9268US24Z from Intersil is a dual digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, 2-wire serial interface, and nonvolatile wiper position storage. It delivers ±0.4% resolution, 50kΩ end-to-end resistance, and operates from dual analog supplies (±2.7V to ±5.5V) for precision biasing and gain control in audio, sensor conditioning, and voltage regulation circuits.
For engineers reviewing the X9268US24Z datasheet, X9268US24Z pinout, X9268US24Z application, or X9268US24Z equivalent, this device supports power-on recall of stored wiper positions, hardware write protection (WP), and fine-grained increment/decrement control via SCL/SDA-critical for embedded trimming, programmable reference generation, and closed-loop calibration systems.
Technical Context
The X9268US24Z integrates two independent 255-segment resistor arrays with CMOS wiper switches controlled by 8-bit volatile Wiper Counter Registers (WCR). Each potentiometer has four 8-bit nonvolatile Data Registers (DR0–DR3) enabling persistent storage of up to four distinct wiper positions per channel.
Its 2-wire bus interface implements full read/write/transfer operations-including global register transfers-and supports ACK polling during nonvolatile writes (tWR ≤ 10 ms). The device requires synchronized ramp-up of VCC, V+, and V− within 1 ms and enforces strict voltage limits on RH/RL/RW pins relative to V+ and V−.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 50 kΩ - defines maximum adjustable resistance range for each potentiometer |
| Resolution | 256 taps (0.4%) - enables precise 8-bit digital control of wiper position |
| Analog supply range | V+ = +2.7V to +5.5V; V− = −2.7V to −5.5V - supports bipolar signal conditioning and rail-to-rail operation |
| Nonvolatile endurance | 100,000 data changes per bit - ensures long-term reliability in field-programmable applications |
| Data retention | 100 years - guarantees wiper settings persist across decades of storage or infrequent updates |
| Standby current | <5 µA max - enables ultra-low-power operation in battery-backed or energy-sensitive systems |
| Wiper resistance | 150 Ω typical @ V+ = 5V, V− = −5V - minimizes loading error in high-impedance feedback paths |
Pinout & Package
24-pin SOIC (300 mil, Pb-free), RoHS compliant. Pin 1 is NC; pins 6 (V+), 7 (VCC), 18 (VSS), and 19 (V−) provide separate analog and system supply connections. Hardware write protect (WP) is active-low on pin 12.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | 2-wire slave address inputs | Set LSBs of 8-bit I²C address; enable up to 8 devices on same bus |
| SCL / SDA | 2-wire serial clock/data | Open-drain interface requiring external pull-ups; supports standard/fast-mode timing |
| RH0, RL0, RW0 | Potentiometer 0 terminals | High/low/wiper connections for first 50kΩ resistor array; compatible with 3-terminal or 2-terminal use |
| RH1, RL1, RW1 | Potentiometer 1 terminals | Independent second 50kΩ array with identical electrical behavior and control |
| WP | Hardware write protect | Prevents accidental nonvolatile writes to DR registers when held LOW |
| V+, V− | Analog supply rails | Bias the internal CMOS switches; define absolute voltage limits for RH/RL/RW pins |
| VCC, VSS | Digital supply and ground | Power interface logic and register circuitry; must ramp synchronously with V+/V− |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent potentiometers | Enables simultaneous adjustment of two signal paths (e.g., gain + offset) without cross-talk |
| Power-on recall from DR0 | Automatically restores last-saved wiper position at startup-no host initialization required |
| Increment/decrement mode | Allows real-time fine-tuning via SCL pulses while SDA is held HIGH/LOW-no register addressing needed |
| 16 nonvolatile registers (8 per pot) | Stores four distinct wiper positions per channel for multi-mode operation or factory calibration sets |
| Hardware write protect (WP) | Physically blocks DR writes during critical runtime phases-complements software-level protection |
Applications
| Audio Volume Control | Sensor Signal Conditioning |
|---|---|
Use Scenario: Programmable attenuation in line-level or headphone amplifier stages. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical pots; wiper position set via microcontroller over 2-wire bus. Use Value: Eliminates manual calibration; enables remote volume presets and firmware-updatable loudness curves. | Use Scenario: Trimming offset and gain in bridge-based pressure or temperature sensor front-ends. IC Role / Device Role / Timing Role: Dual potentiometer providing independent DC bias (RH0/RL0) and gain-setting (RH1/RL1) functions. Use Value: Achieves <±0.4% trimming resolution and retains calibrated values across power cycles-reducing post-manufacturing test time. |
| Voltage Regulator Feedback | RF Power Amplifier Biasing |
Use Scenario: Dynamic output voltage setting in programmable DC-DC converters or LDOs. IC Role / Device Role / Timing Role: Three-terminal potentiometer in resistive divider network feeding FB pin of regulator IC. Use Value: Enables digital output voltage scaling (e.g., 1.2V–3.3V) with 50kΩ impedance matching to minimize noise injection. | Use Scenario: Setting quiescent current (IQ) and gate voltage in GaAs or LDMOS RF PAs. IC Role / Device Role / Timing Role: High-voltage tolerant potentiometer (±5.5V rails) adjusting bias point under RF stress conditions. Use Value: Maintains stable bias across temperature (-40°C to +70°C) with ±300 ppm/°C TCR-critical for PA efficiency consistency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 256-tap 10kΩ pot; I²C-compatible but no V+/V− dual-supply support | Limited to unipolar operation; unsuitable for bipolar signal paths or rail-to-rail wiper swing | Select when cost-sensitive designs require only one pot and operate from single 2.7–5.5V supply |
| MCP42050-I/P | Dual 256-tap 50kΩ pot; SPI interface, no hardware WP pin, 1.8–5.5V VDD only | Lacks analog rail separation (V+/V−); wiper voltage range constrained by VDD/GND | Choose for SPI-based systems needing identical resistance value but accepting reduced analog flexibility |
Compared with AD5242BRUZ10 and MCP42050-I/P, the X9268US24Z uniquely supports true bipolar analog operation with isolated V+/V− rails, hardware write protection, and power-on recall-making it the only option for precision trimming in AC-coupled, dual-supply, or high-reliability industrial systems.
Availability
X9268US24Z is available at Aetrix Electronics and suitable for audio equipment manufacturing, sensor calibration systems, programmable power supplies, and RF transceiver design requiring stable component supply and long-term obsolescence management.
Supply support for X9268US24Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for industrial, communications, and computing markets.
The X9268US24Z belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in automated calibration, adaptive biasing, and programmable analog signal chains.
FAQ
What is the maximum allowable voltage difference between V+ and V− for the X9268US24Z?
The X9268US24Z specifies an absolute maximum (V+) − (V−) rating of 12 V. Operation beyond this limit risks permanent damage to the internal CMOS switches. For reliable function, maintain V+ and V− within their respective recommended ranges (+2.7V to +5.5V and −2.7V to −5.5V), ensuring the total differential remains ≤12 V. This constraint directly governs the safe voltage swing across RH/RL/RW terminals.
Does the X9268US24Z support true I²C communication, including repeated START conditions?
Yes, the X9268US24Z fully complies with standard-mode I²C protocol: it recognizes START/STOP conditions, responds to its 7-bit slave address (0x50–0x57 based on A3–A0), and implements ACK/NACK handshaking. Its instruction set uses three-byte sequences (e.g., Read WCR) that rely on repeated START for multi-step transfers. However, it does not support clock stretching or 10-bit addressing.
How many distinct wiper positions can be stored nonvolatily for each potentiometer in the X9268US24Z?
Each potentiometer in the X9268US24Z has four dedicated 8-bit nonvolatile Data Registers (DR0–DR3), allowing storage of four independent wiper positions per channel. These registers retain values for 100 years and withstand 100,000 write cycles. DR0 is automatically loaded into the Wiper Counter Register (WCR) at power-up, enabling default configuration without host intervention.
Can the X9268US24Z be used with a single 5V supply instead of dual ±5V rails?
No-the X9268US24Z requires separate V+ and V− analog supplies to bias its internal CMOS wiper switches. While VCC may be +5V, V+ must be ≥ +2.7V and V− ≤ −2.7V for guaranteed operation. Using only a single 5V supply (with V− tied to GND) violates the absolute maximum rating for V− and will prevent proper wiper switching or cause functional failure.
What is the purpose of the NC pins (1, 3, 4, 5, 20, 21, 22) on the X9268US24Z SOIC package?
The NC pins on the X9268US24Z are designated "No Connect" and must remain unconnected-neither tied to VCC, GND, nor left floating. They serve internal manufacturing and test purposes at Intersil and have no electrical function in end-user circuits. Connecting them risks unintended current paths or latch-up due to undefined internal node coupling.
X9268US24Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150 (Max)
X9268US24Z FAQ
1.How can I place an order for X9268US24Z through Aetrix?
Please submit a Request for Quotation (RFQ) for X9268US24Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9268US24Z reliable?
The price and inventory of X9268US24Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9268US24Z is usually 5 days.
3.What payment methods are accepted for X9268US24Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9268US24Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9268US24Z?
X9268US24Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9268US24Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9268US24Z?
For technical support, including X9268US24Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9268US24Z requirements.
6.How does Aetrix verify that X9268US24Z is sourced from the original manufacturer or authorized distributors?
All X9268US24Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9268US24Z meets industry standards.
7.What is the process for return or replacement of X9268US24Z?
All X9268US24Z units undergo pre-shipment inspection (PSI). If there is an issue with X9268US24Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9268US24Z part is unused and in its original packaging.
Return procedure for X9268US24Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9268US24Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

