Renesas X9313UMZ-3
- Part No.:
- X9313UMZ-3
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
X9313UMZ-3.pdf
- Description:
- IC DGTL POT 50KOHM 32TAP 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,759
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313UMZ-3 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and 50 kΩ end-to-end resistance. It operates from 3V to 5.5V, supports ±VCC terminal voltages, and is housed in an 8-lead MSOP package. It serves as a solid-state replacement for mechanical potentiometers in precision analog trimming applications.
For engineers reviewing the X9313UMZ-3 datasheet, X9313UMZ-3 pinout, X9313UMZ-3 application, or X9313UMZ-3 equivalent, key selection considerations include its 3-wire control protocol, 50 kΩ RTOTAL tolerance (±20%), nonvolatile recall on power-up, wiper resistance (40 Ω typ. at 5V), and industrial-grade temperature range (0°C to +70°C).
Technical Context
The X9313UMZ-3 implements a resistor ladder of 31 elements with electronically switched wiper access across 32 discrete taps. Its 5-bit up/down counter drives a decoder that selects one wiper node, while a nonvolatile memory block stores the last valid position for automatic recall after power cycling.
Control logic responds to edge-triggered INC input with direction determined by U/D level under active CS (LOW); store-to-memory occurs only when CS transitions HIGH while INC is HIGH. The device operates in make-before-break switching mode, ensuring continuity during wiper movement but temporarily reducing effective RTOTAL during multi-step transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance (RTOTAL) | 50 kΩ ±20% - defines full-scale voltage division ratio and current-handling capability in divider or rheostat configurations. |
| Wiper resolution | 32 taps (31 segments) - provides 3.125% step resolution per tap; minimum increment = RTOTAL/31 ≈ 1.61 kΩ. |
| Supply voltage range | 3V to 5.5V - enables direct compatibility with both 3.3V and 5V logic systems without level-shifting. |
| Terminal voltage range | −VCC to +VCC - allows bipolar signal handling (e.g., ±5V rails) without external clamping diodes. |
| Wiper resistance | 40 Ω typical at VCC = 5V - contributes minimal series error in low-impedance feedback paths or current-sensing nodes. |
| Nonvolatile endurance | 100,000 data changes per bit - supports long-term field calibration updates without wear-out concerns. |
| Data retention | 100 years - ensures factory-set or user-trimmed values persist over product lifetime without backup power. |
Pinout & Package
Package: 8-lead MSOP (M8.118), RoHS-compliant, body dimensions 3.0 mm × 3.0 mm × 0.85 mm, exposed pad not present, moisture sensitivity level (MSL) per Pb-free reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply rail | Power source for internal logic and resistor array; must be stable before applying control signals to prevent spurious wiper moves. |
| VSS | Ground reference | Common return for all digital inputs and analog terminals; requires low-impedance connection to minimize noise coupling into wiper path. |
| CS | Chip select enable | Active-low enable: LOW activates control logic; HIGH (with INC HIGH) triggers nonvolatile store; HIGH alone places device in standby (500 µA max). |
| U/D | Wiper direction control | Logic level determines whether INC edges increment (HIGH) or decrement (LOW) wiper position; may be changed dynamically during CS LOW. |
| INC | Wiper step trigger | Negative-edge triggered; each falling edge moves wiper one tap in U/D-defined direction; timing critical (tCYC ≥ 2 µs, tIH/tIL ≥ 1 µs). |
| RH/VH | High terminal | Fixed end of resistor array; voltage rating −VCC to +VCC; polarity relative to wiper depends on U/D state, not absolute potential. |
| RL/VL | Low terminal | Fixed opposite end of resistor array; same voltage rating and functional symmetry as RH/VH; forms complete resistive path with RH/VH. |
| RW/VW | Wiper output | Movable tap point; series resistance ~40 Ω limits high-frequency bandwidth and imposes voltage drop under >±4.4 mA load current. |
Key Features
| Feature | Design Value |
|---|---|
| 3-wire serial interface | Eliminates need for I²C or SPI peripherals; uses simple GPIOs for host microcontroller integration with deterministic timing (tCYC = 2 µs min). |
| Nonvolatile wiper storage | Enables power-cycle persistence without external EEPROM or battery backup; recall occurs automatically within 10 µs of VCC stabilization. |
| Temperature-compensated resistor array | ±300 ppm/°C end-to-end TC and ±20 ppm/°C ratiometric TC ensure stable voltage division across 0°C to +70°C operating range. |
| Make-before-break wiper switching | Prevents open-circuit transients during tap transitions; avoids signal dropout in audio gain control or sensor biasing applications. |
| ±VCC terminal voltage support | Permits use in AC-coupled or dual-supply circuits (e.g., op-amp offset nulling with ±12V rails) without external protection components. |
Applications
| Audio Signal Level Control | DC Power Supply Trim |
|---|---|
Use Scenario: Adjusting volume or balance in line-level audio paths using microcontroller-based UI. IC Role / Device Role / Timing Role: Acts as digitally programmable voltage divider between source and amplifier input; wiper position sets attenuation ratio. Use Value: Replaces mechanical pots with zero mechanical wear, eliminates manual calibration, and enables remote/software-controlled gain adjustment. | Use Scenario: Fine-tuning output voltage of adjustable DC-DC converters or linear regulators during production test or field calibration. IC Role / Device Role / Timing Role: Functions as two-terminal variable resistor in feedback loop of TL317 or LM317-type regulators. Use Value: Enables automated test equipment to set precise output voltages (e.g., 3.3V ±1%) and retain trim settings across power cycles. |
| Sensor Offset Compensation | Industrial Analog Input Scaling |
Use Scenario: Nulling thermal drift or manufacturing offset in bridge-based pressure or temperature sensors. IC Role / Device Role / Timing Role: Configured as three-terminal potentiometer in Wheatstone bridge arm or op-amp summing junction. Use Value: Provides repeatable, software-accessible nulling with <±1 MI absolute linearity, supporting automated calibration routines. | Use Scenario: Scaling 0–10 V or 4–20 mA industrial sensor outputs to match ADC input range in PLC analog input modules. IC Role / Device Role / Timing Role: Used as programmable gain-setting resistor in noninverting amplifier configuration with precision op-amp. Use Value: Allows field-configurable input ranges without hardware changes; 32-tap resolution supports ≤3.2% scaling granularity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ50 | I²C interface, dual-channel, 256-tap resolution, 50 kΩ RTOTAL, 2.7–5.5V supply. | Requires I²C master; higher resolution but no native nonvolatile store (relies on external EEPROM or periodic refresh). | Choose for multi-channel or higher-resolution needs where I²C infrastructure exists and nonvolatile persistence is managed externally. |
| MCP41050-I/P | SPI interface, single-channel, 257-tap resolution, 50 kΩ RTOTAL, 2.7–5.5V supply, volatile wiper register only. | No nonvolatile memory; wiper resets to mid-scale on power-up unless host reloads value via SPI. | Choose when SPI is preferred and system firmware guarantees wiper initialization at boot; lower cost but adds software dependency. |
Compared with AD5243BRMZ50 and MCP41050-I/P, the X9313UMZ-3 offers native 3-wire simplicity and guaranteed power-up recall without host intervention-critical for unattended or safety-critical trimming where firmware reliability cannot be assumed.
Availability
X9313UMZ-3 is available at Aetrix Electronics and suitable for audio signal conditioning, DC power supply trimming, sensor offset compensation, and industrial analog input scaling requiring stable component supply and long-term calibration retention.
Supply support for X9313UMZ-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with legacy leadership in digitally controlled potentiometers and robust industrial-grade IC design.
The X9313 product line was engineered specifically for replacing mechanical potentiometers in embedded analog trimming applications where nonvolatile setting retention, ±VCC operation, and minimal GPIO resource usage are essential.
FAQ
What is the maximum allowable voltage difference between VH and VL terminals for X9313UMZ-3?
The X9313UMZ-3 specifies ΔV = |VH − VL| ≤ 10 V for the X9313U family, which includes this variant. This limit ensures safe operation of the internal resistor array and switching network. Exceeding 10 V risks irreversible damage to the thin-film resistors or CMOS switches, even if individual terminal voltages remain within −VCC to +VCC bounds.
Does X9313UMZ-3 require external pull-up resistors on its control pins (CS, U/D, INC)?
No, X9313UMZ-3 does not require external pull-ups. Its CS, U/D, and INC inputs have CMOS-compatible thresholds (VIH = 2 V min, VIL = 0.8 V max) and leakage current ≤±10 µA, allowing direct connection to microcontroller GPIOs configured as push-pull outputs. Pull-ups are unnecessary unless open-drain signaling is used, which is not supported by the device's control protocol.
Can X9313UMZ-3 be used in a bipolar signal path with ±5V supplies?
Yes, X9313UMZ-3 supports terminal voltages from −VCC to +VCC. With VCC = 5 V, VH and VL may swing from −5 V to +5 V, enabling direct use in bipolar op-amp circuits such as offset nulling or AC-coupled gain stages. However, the wiper current must remain within ±4.4 mA, and the total voltage across RH–RL must not exceed 10 V per datasheet limits.
How long does it take for X9313UMZ-3 to stabilize its wiper position after power-up?
The X9313UMZ-3 completes nonvolatile recall and wiper positioning within 10 µs after VCC reaches its final value and stabilizes, as specified by tPU (power-up to wiper stable). This fast settling enables immediate analog functionality post-boot without host delay or polling, critical for time-sensitive trimming in power supply or sensor front-end applications.
Is the wiper resistance of X9313UMZ-3 constant across all tap positions?
Yes, the wiper resistance (RW) of X9313UMZ-3 is specified as 40 Ω typical at VCC = 5 V and remains essentially constant across all 32 tap positions. This consistency ensures predictable insertion loss and minimal gain error in precision divider or rheostat configurations, unlike some DCPs where wiper resistance varies significantly with position.
X9313UMZ-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-MSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313UMZ-3 FAQ
1.How can I place an order for X9313UMZ-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313UMZ-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313UMZ-3 reliable?
The price and inventory of X9313UMZ-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313UMZ-3 is usually 5 days.
3.What payment methods are accepted for X9313UMZ-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313UMZ-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313UMZ-3?
X9313UMZ-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313UMZ-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313UMZ-3?
For technical support, including X9313UMZ-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313UMZ-3 requirements.
6.How does Aetrix verify that X9313UMZ-3 is sourced from the original manufacturer or authorized distributors?
All X9313UMZ-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313UMZ-3 meets industry standards.
7.What is the process for return or replacement of X9313UMZ-3?
All X9313UMZ-3 units undergo pre-shipment inspection (PSI). If there is an issue with X9313UMZ-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313UMZ-3 part is unused and in its original packaging.
Return procedure for X9313UMZ-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313UMZ-3 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

