Renesas X9313US-3
- Part No.:
- X9313US-3
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313US-3.pdf
- Description:
- IC DGTL POT 50KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313US-3 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and ±VCC terminal voltage capability. It functions as a solid-state replacement for mechanical potentiometers in precision analog trimming circuits, offering 50 kΩ end-to-end resistance, 3 V to 5.5 V supply operation, and industrial temperature range (–40°C to +85°C) in an 8-lead SOIC package.
For engineers reviewing the X9313US-3 datasheet, X9313US-3 pinout, X9313US-3 application, or X9313US-3 equivalent, this device supports stable analog parameter adjustment in embedded control loops, sensor signal conditioning, and programmable gain stages where power-up repeatability and low standby current (500 µA max) are critical design requirements.
Technical Context
The X9313US-3 implements a resistor ladder of 31 precision elements with electronically switched wiper access via a 5-bit up/down counter and decode logic. Its control architecture uses edge-triggered INC input with U/D direction select and CS-gated store/recall to nonvolatile memory - enabling deterministic wiper positioning without host microcontroller intervention during power cycling.
Terminal voltage tolerance of ±VCC allows bidirectional signal swing across RH/VH and RL/VL, while "make-before-break" switching ensures glitch-free transitions between taps. The device operates in two primary modes: real-time wiper adjustment (CS low) and nonvolatile store (CS rising edge with INC high), with tCPH = 20 ms required for reliable memory write completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance (RTOTAL) | 50 kΩ ±20% - defines full-scale analog range and sets minimum load impedance for voltage divider applications |
| Wiper resolution | 32 linear taps (31 segments) - provides 3.125% step size per increment, enabling fine-grained analog tuning |
| Supply voltage range | 3 V to 5.5 V - supports dual-rail systems and battery-powered designs without level-shifting |
| Terminal voltage range | –VCC to +VCC - permits AC-coupled or bipolar signal paths without external biasing |
| Standby current | 500 µA max - enables low-power sleep mode in portable instrumentation and remote sensors |
| Nonvolatile endurance | 100,000 data changes per bit - ensures long-term reliability in field-adjustable calibration systems |
| Data retention | 100 years - guarantees factory-set or user-trimmed values persist over product lifetime |
Pinout & Package
Package: 8-lead SOIC (Pb-free), JEDEC MS-012-AA compliant, body dimensions 4.9 mm × 3.9 mm × 1.75 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply rail | Power source for internal logic and resistor array; must be stabilized before CS activation to prevent spurious stores |
| VSS | Ground reference | Common return for all digital inputs and analog terminals; requires low-impedance connection to minimize noise coupling |
| CS | Chip select enable | Active-low control that gates wiper movement and initiates nonvolatile store on rising edge when INC = HIGH |
| U/D | Direction control | Static logic level defining whether INC toggles increment (HIGH) or decrement (LOW) of wiper position counter |
| INC | Wiper step trigger | Negative-edge-triggered input; each falling edge moves wiper one tap in U/D-defined direction |
| RH/VH | High terminal | Fixed end of resistor array; referenced as "high" only relative to wiper travel direction, not absolute voltage polarity |
| RL/VL | Low terminal | Fixed opposite end of resistor array; similarly defined by U/D state, not voltage potential |
| RW/VW | Wiper output | Movable contact point; series resistance ≤100 Ω at VCC = 5 V ensures minimal loading in feedback networks |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper position storage | Retains last-set tap value across power cycles, eliminating need for boot-time reinitialization in closed-loop controllers |
| 3-wire serial interface | Requires only three GPIOs (CS/U/D/INC) - reduces MCU pin count versus I²C/SPI alternatives and simplifies PCB routing |
| ±VCC terminal voltage rating | Supports true bipolar analog signals (e.g., ±5 V) without external level shifters or clamping diodes |
| Make-before-break wiper switching | Prevents open-circuit transients during tap transitions, critical for stability in op-amp feedback paths |
| Temperature-compensated resistor array | ±300 ppm/°C end-to-end drift ensures consistent gain/offset trimming across –40°C to +85°C industrial range |
Applications
| Audio Signal Level Control | Sensor Offset Calibration |
|---|---|
Use Scenario: Adjusting volume or gain in analog audio front-ends of industrial HMIs and medical monitors. IC Role / Device Role / Timing Role: Functions as a digitally programmable voltage divider in the feedback path of an op-amp-based amplifier stage. Use Value: Enables silent, stepless attenuation with no mechanical wear, and retains user-selected level after power loss. | Use Scenario: Compensating thermal drift in bridge-based pressure or strain sensors within automotive ECUs. IC Role / Device Role / Timing Role: Serves as a precision trim element in the reference leg of an instrumentation amplifier circuit. Use Value: Delivers repeatable offset correction across temperature extremes, with 100-year data retention ensuring calibration longevity. |
| Programmable Power Supply Feedback | Industrial DAC Output Scaling |
Use Scenario: Setting output voltage of adjustable DC-DC converters in programmable power modules. IC Role / Device Role / Timing Role: Acts as the upper resistor in a resistive divider network feeding back to the error amplifier of a voltage regulator IC. Use Value: Allows firmware-controlled output voltage selection without hardware changes, supporting multi-voltage system configurations. | Use Scenario: Scaling full-scale output of 12-bit DACs to match varying actuator input ranges in PLC analog output cards. IC Role / Device Role / Timing Role: Configures gain in a multiplying DAC interface circuit to adjust DAC output span from 0–5 V to 0–10 V or ±10 V. Use Value: Provides precise, software-configurable scaling with <3% resolution error and no manual potentiometer adjustments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ50 | I²C interface, dual-channel, 256-tap resolution, 50 kΩ RTOTAL, 2.7–5.5 V supply | Requires I²C bus resources and supports simultaneous dual-pot control; lacks ±VCC terminal voltage rating | Select when multi-channel trimming or higher resolution is needed, and I²C infrastructure is available |
| MCP41050-I/P | SPI interface, single-channel, 257-tap resolution, 50 kΩ RTOTAL, 2.7–5.5 V supply, volatile wiper register | Needs external EEPROM or MCU initialization at power-up; no nonvolatile store; supports faster SPI updates | Select when high-speed dynamic adjustment is prioritized over power-loss retention |
Compared with AD5243BRMZ50 and MCP41050-I/P, the X9313US-3 offers unique advantages in systems requiring guaranteed power-up repeatability without firmware overhead, bipolar signal compatibility, and minimal GPIO usage - making it optimal for cost-sensitive, single-pot industrial analog interfaces.
Availability
X9313US-3 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply feedback, and audio signal conditioning requiring stable component supply, long-term calibration retention, and RoHS-compliant packaging.
Supply support for X9313US-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management solutions provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure semiconductors.
The X9313 family was designed specifically for solid-state replacement of mechanical potentiometers in analog trimming applications demanding nonvolatile setting retention, low power consumption, and robust operation across extended temperature ranges.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313US-3?
The X9313US-3 supports a maximum differential voltage of 10 V across RH/VH and RL/VL terminals, as specified for the X9313U variant group. This limit ensures safe operation of the internal resistor array and switching network under all conditions, including transient events. Exceeding 10 V may cause irreversible damage to the device. Always verify terminal voltage compliance in your specific circuit configuration before deployment.
Does X9313US-3 require external pull-up resistors on its control pins?
No, the X9313US-3 does not require external pull-up resistors on CS, U/D, or INC inputs. These pins have CMOS-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2 V) and exhibit ±10 µA leakage current, allowing direct interfacing with standard MCU GPIOs. However, floating inputs must be avoided - tie unused control lines to VSS or VCC to prevent unintended wiper movement or store operations.
How long does it take for X9313US-3 to recall its stored wiper position after power-up?
The X9313US-3 recalls its stored wiper position within 10 µs after VCC reaches its final value, as specified by tPU (power-up to wiper stable). This rapid restoration occurs automatically without host intervention and ensures immediate analog functionality upon system startup. No additional timing delay or initialization sequence is required beyond meeting the VCC ramp rate specification (0.2–50 V/ms).
Can X9313US-3 be used in a two-terminal variable resistor configuration?
Yes, the X9313US-3 can be configured as a two-terminal variable resistor by connecting either RH/VH or RL/VL to RW/VW and using the remaining fixed terminal with the wiper. This configuration maintains full 32-tap resolution and nonvolatile storage capability. Ensure current through the device remains within ±4.4 mA limits and power dissipation stays below 10 mW for RTOTAL ≥ 10 kΩ to avoid thermal derating.
What is the wiper resistance specification for X9313US-3 at 3.3 V supply?
The X9313US-3 wiper resistance (RW) is specified as 40 Ω typical and 100 Ω maximum at VCC = 5 V. While not explicitly tested at 3.3 V, the datasheet confirms operation down to 3 V, and measured performance shows RW remains ≤100 Ω across the full 3–5.5 V range. This low on-resistance ensures minimal insertion error in precision voltage divider and gain-setting applications.
X9313US-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313US-3 FAQ
1.How can I place an order for X9313US-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313US-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313US-3 reliable?
The price and inventory of X9313US-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313US-3 is usually 5 days.
3.What payment methods are accepted for X9313US-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313US-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313US-3?
X9313US-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313US-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313US-3?
For technical support, including X9313US-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313US-3 requirements.
6.How does Aetrix verify that X9313US-3 is sourced from the original manufacturer or authorized distributors?
All X9313US-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313US-3 meets industry standards.
7.What is the process for return or replacement of X9313US-3?
All X9313US-3 units undergo pre-shipment inspection (PSI). If there is an issue with X9313US-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313US-3 part is unused and in its original packaging.
Return procedure for X9313US-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313US-3 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

