Renesas X9313US-3T2
- Part No.:
- X9313US-3T2
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313US-3T2.pdf
- Description:
- IC DGTL POT 50KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313US-3T2 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and ±VCC terminal voltage capability. It functions as a solid-state replacement for mechanical potentiometers in precision analog trimming circuits operating from 3V to 5.5V supply. Its 10 kΩ end-to-end resistance, 40 Ω typical wiper resistance at 5V, and ±20% RTOTAL tolerance support stable gain/voltage setting in industrial sensor conditioning and power supply feedback loops.
For engineers reviewing the X9313US-3T2 datasheet, X9313US-3T2 pinout, X9313US-3T2 application, or X9313US-3T2 equivalent, key selection criteria include its 3-wire interface timing (tIW = 5 µs, tCYC = 2 µs), nonvolatile store-on-CS-high-with-INC-high behavior, -40°C to +85°C industrial temperature range, SOIC-8 package compatibility, and 100-year data retention-critical for field-deployed calibration-critical systems requiring zero-power-loss parameter persistence.
Technical Context
The X9313US-3T2 implements a 31-element resistor array with electronically switched wiper access to 32 discrete tap points, decoded from a 5-bit up/down counter. Wiper movement follows make-before-break switching, preventing open-circuit transients during multi-step adjustments.
Its control logic operates on negative-edge-triggered INC input with U/D direction select and CS-enabled active mode; nonvolatile store occurs only when CS transitions HIGH while INC is HIGH, ensuring deterministic memory writes without unintended updates during power-up or noise events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 10 kΩ ±20% - defines full-scale resistance range for voltage divider or current-limiting configurations |
| Wiper Resistance | 40 Ω typical at VCC = 5V - contributes minimal series error in low-impedance feedback paths |
| Voltage Range (RH/VH, RL/VL) | –VCC to +VCC - enables bipolar signal handling and rail-to-rail operation without external level-shifting |
| Supply Voltage | 3V to 5.5V - supports dual-voltage system integration (e.g., 3.3V logic with 5V analog rails) |
| Active Current | ≤3 mA max - compatible with low-power microcontroller I/O drive capability |
| Standby Current | ≤500 µA - maintains ultra-low quiescent draw between adjustment cycles |
| Endurance | 100,000 data changes per bit - ensures long-term reliability in frequently recalibrated instrumentation |
| Data Retention | 100 years - guarantees factory-set or user-trimmed values persist across decades of field deployment |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), 3.9 mm × 4.9 mm body, 1.27 mm lead pitch (JEDEC MS-012-AA).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Accepts 3V–5.5V; powers internal logic, memory, and resistor array bias |
| VSS | Ground reference | Return path for all internal currents; must be low-impedance for stable wiper operation |
| RH/VH | High terminal | Fixed end of resistor array; voltage polarity relative to wiper depends on U/D state, not absolute potential |
| RL/VL | Low terminal | Fixed opposite end of resistor array; forms complete resistive path with RH/VH |
| RW/VW | Wiper output | Switched connection to one of 32 taps; series resistance ≤100 Ω ensures minimal loading in precision dividers |
| CS | Chip select | Active-low enable; initiates wiper movement when LOW; triggers nonvolatile store on HIGH transition with INC HIGH |
| U/D | Direction control | Logic level sets wiper increment/decrement direction during subsequent INC edges |
| INC | Increment clock | Negative-edge-triggered; advances wiper one step per valid edge; timing critical (tIL/tIH ≥1 µs, tCYC ≥2 µs) |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state potentiometer architecture | Eliminates mechanical wear, vibration sensitivity, and contact bounce-enabling reliable operation in harsh industrial environments |
| 3-wire serial interface | Requires only three GPIO lines (CS/U/D/INC) for full digital control-reducing MCU pin count vs. I²C/SPI alternatives |
| Nonvolatile wiper position storage | Automatically recalls last stored setting at power-up-ensuring consistent startup behavior without host reinitialization |
| Temperature-compensated resistor array | ±300 ppm/°C RTOTAL drift and ±20 ppm/°C ratiometric stability maintain accuracy across –40°C to +85°C |
| Make-before-break wiper switching | Prevents momentary open-circuit conditions during tap transitions-critical for maintaining closed-loop stability in feedback networks |
| Pb-free SOIC-8 packaging | RoHS-compliant, JEDEC MS-012-AA footprint-ensures drop-in compatibility with standard SMT assembly processes |
Applications
| Power Supply Feedback Trimming | Sensor Signal Conditioning |
|---|---|
|
Use Scenario: Adjusting output voltage of adjustable DC-DC converters (e.g., LM317, LT3080) via resistor divider network. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing R2 in feedback divider; wiper position sets precise output voltage ratio. Use Value: Enables remote, software-controlled calibration without hardware modification; nonvolatile storage retains setpoint across power cycles. |
Use Scenario: Calibrating offset/gain in bridge-based pressure or temperature sensor front-ends. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing programmable gain-setting in op-amp instrumentation amplifier configurations. Use Value: Compensates for sensor unit-to-unit variation and thermal drift; 32-tap resolution supports <0.5% fine-tuning granularity. |
| Laser Diode Bias Control | Audio Level Adjustment |
|
Use Scenario: Setting precise bias current for telecom laser diodes in optical transceivers. IC Role / Device Role / Timing Role: Two-terminal variable resistor in constant-current source configuration (e.g., with LM334 or discrete transistor). Use Value: Maintains stable optical output power over temperature; ±VCC terminal rating accommodates reverse-biased protection diodes. |
Use Scenario: Digital volume control in professional audio mixing consoles or broadcast equipment. IC Role / Device Role / Timing Role: Three-terminal potentiometer acting as voltage divider for analog audio signal attenuation. Use Value: Eliminates scratch noise and mechanical wear of rotary pots; make-before-break switching prevents audible pop during level changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ-10 | I²C interface, 64-tap resolution, 10 kΩ RTOTAL, 2.7–5.5V supply, 500 ppm/°C tempco | Requires I²C bus resources; higher resolution but no native 3-wire simplicity | Choose when I²C infrastructure exists and finer adjustment granularity is required |
| MCP41010-I/P | SPI interface, 257-tap resolution, 10 kΩ RTOTAL, 2.7–5.5V supply, 150 ppm/°C tempco | Needs SPI peripheral and 4-pin interface; superior tempco but lacks nonvolatile store-on-CS-high behavior | Choose when SPI is preferred and extended temperature stability outweighs interface simplicity |
Compared with AD5171BRMZ-10 and MCP41010-I/P, the X9313US-3T2 offers unique 3-wire control with deterministic nonvolatile store timing, lower interface pin count, and proven 100-year data retention-making it optimal for cost-sensitive, pin-constrained industrial systems where reliability and ease of integration supersede maximum resolution.
Availability
X9313US-3T2 is available at Aetrix Electronics and suitable for industrial sensor calibration, power supply feedback loop tuning, and laser diode bias control requiring stable component supply, long-term parametric consistency, and RoHS-compliant manufacturing.
Supply support for X9313US-3T2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, serving industrial, infrastructure, and high-end consumer markets with high-reliability semiconductor components.
The X9313US-3T2 belongs to Intersil's XDCP™ (Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical trimmers in calibration-critical analog signal paths where nonvolatile setting retention and solid-state reliability are mandatory.
FAQ
What is the supply voltage range supported by the X9313US-3T2?
The X9313US-3T2 operates from 3V to 5.5V, making it compatible with both 3.3V and 5V logic/system rails. This dual-voltage capability allows seamless integration into mixed-supply designs without level-shifting circuitry. The device maintains full functionality-including wiper movement, nonvolatile store, and terminal voltage compliance-across this entire range, as verified in the FN8177 Rev 7.00 datasheet Absolute Maximum and Recommended Operating Conditions tables.
How does the nonvolatile memory store function work on the X9313US-3T2?
The X9313US-3T2 stores the current wiper position in nonvolatile memory only when the CS pin transitions from LOW to HIGH while the INC pin is held HIGH. This specific timing condition prevents accidental writes during normal operation or power-up transients. Once stored, the value persists for 100 years and is automatically recalled on next power-up, ensuring repeatable startup behavior without host intervention-critical for unattended industrial equipment.
What is the maximum allowable voltage across the RH/VH and RL/VL terminals of the X9313US-3T2?
For the X9313US-3T2, the maximum differential voltage |VH − VL| is 10V, as specified for the "X9313W/U" variant group in the Absolute Maximum Ratings table. This limit applies regardless of supply voltage and ensures safe operation when used in high-gain amplifier feedback networks or bipolar signal conditioning circuits where terminal potentials may swing significantly relative to each other.
Can the X9313US-3T2 be used as a two-terminal variable resistor, and what are the design implications?
Yes, the X9313US-3T2 can operate as a two-terminal variable resistor by connecting either RH/VH or RL/VL to RW/VW and using the remaining fixed terminal with the wiper. In this mode, resistance varies from near-zero (wiper at shorted terminal) to RTOTAL (wiper at opposite end). Designers must account for wiper resistance (40 Ω typ.) and ensure current stays within ±4.4 mA limits to avoid self-heating-induced drift-verified in the Potentiometer Characteristics and DC Electrical Specifications sections of the datasheet.
What package type and footprint does the X9313US-3T2 use, and is it RoHS compliant?
The X9313US-3T2 uses an 8-lead narrow-body SOIC package (JEDEC MS-012-AA, pkg drawing M8.15), with 3.9 mm × 4.9 mm body dimensions and 1.27 mm lead pitch. It is Pb-free and RoHS compliant, utilizing 100% matte tin plating (e3 termination finish) compatible with both SnPb and lead-free reflow soldering processes-as confirmed in the Ordering Information and Pb-free reflow profile notes of the FN8177 datasheet.
X9313US-3T2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313US-3T2 FAQ
1.How can I place an order for X9313US-3T2 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313US-3T2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313US-3T2 reliable?
The price and inventory of X9313US-3T2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313US-3T2 is usually 5 days.
3.What payment methods are accepted for X9313US-3T2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313US-3T2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313US-3T2?
X9313US-3T2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313US-3T2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313US-3T2?
For technical support, including X9313US-3T2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313US-3T2 requirements.
6.How does Aetrix verify that X9313US-3T2 is sourced from the original manufacturer or authorized distributors?
All X9313US-3T2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313US-3T2 meets industry standards.
7.What is the process for return or replacement of X9313US-3T2?
All X9313US-3T2 units undergo pre-shipment inspection (PSI). If there is an issue with X9313US-3T2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313US-3T2 part is unused and in its original packaging.
Return procedure for X9313US-3T2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313US-3T2 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

