Renesas X9313USI
- Part No.:
- X9313USI
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313USI.pdf
- Description:
- IC DGTL POT 50KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313USI from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, ±VCC terminal voltage capability, and 10 kΩ end-to-end resistance. It functions as a solid-state replacement for mechanical potentiometers in precision analog trimming applications such as DC bias adjustment in op-amp circuits.
For engineers reviewing the X9313USI datasheet, X9313USI pinout, X9313USI application, or X9313USI equivalent, key selection considerations include its industrial temperature range (–40°C to +85°C), SOIC-8 package, 3-wire control protocol, nonvolatile recall on power-up, and compatibility with 5 V ±10% supply operation.
Technical Context
The X9313USI implements a resistor ladder of 31 matched elements with electronic "make-before-break" wiper switching, enabling glitch-free tap transitions. Its 5-bit up/down counter drives a decoder that selects one of 32 wiper positions, with wiper resistance typically 40 Ω at VCC = 5 V.
Control logic operates synchronously on negative-edge-triggered INC input while CS is low; wiper position is stored to nonvolatile memory only when CS rises high while INC is held high. The device supports both three-terminal potentiometer and two-terminal variable resistor configurations with terminal voltages ranging from –VCC to +VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance (RTOTAL) | 10 kΩ ±20% - defines full-scale analog adjustment range and load interaction in voltage divider or current-setting roles |
| Wiper positions | 32 linear taps - provides 3.125% resolution per step (1/31 increment), enabling fine-grained analog tuning |
| Supply voltage (VCC) | 4.5 V to 5.5 V - compatible with standard 5 V logic and analog rails; excludes 3 V variants |
| Operating temperature | –40°C to +85°C - qualified for industrial environments without derating |
| Nonvolatile storage | 100-year data retention, 100,000 write cycles - ensures reliable power-up initialization without external EEPROM or MCU backup |
| Terminal voltage range | –VCC to +VCC - supports bipolar signal conditioning (e.g., ±5 V systems) without external level-shifting |
| Active supply current | ≤3 mA - enables low-power analog subsystems without significant quiescent load |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS-compliant), JEDEC MS-012-AA compliant, body dimensions 4.9 mm × 3.9 mm × 1.75 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply rail | Power source for internal logic and resistor array; must be stable before applying signals to RH/VH or RL/VL |
| VSS | Ground reference | Common return for logic and analog paths; requires low-impedance connection to minimize noise coupling into wiper output |
| RH/VH | High terminal | Fixed end of resistor array; voltage polarity relative to wiper depends on U/D direction, not absolute potential |
| RL/VL | Low terminal | Fixed opposite end of resistor array; forms complete resistive path with RH/VH and RW/VW |
| RW/VW | Wiper terminal | Analog output node; series resistance ≤100 Ω enables direct connection to op-amp inputs or feedback networks |
| CS | Chip select | Active-low enable; rising edge with INC = HIGH initiates nonvolatile store; must be stabilized before power-up to prevent spurious writes |
| U/D | Direction control | Defines wiper movement direction during INC toggles; state may change dynamically while CS is low |
| INC | Increment clock | Negative-edge-triggered; each valid transition moves wiper one position; minimum pulse width 1 µs |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, vibration sensitivity, and contact noise-critical for long-life embedded instrumentation |
| 3-wire serial interface | Requires only three GPIOs (CS/U/D/INC) - simplifies integration with microcontrollers lacking dedicated SPI peripherals |
| Nonvolatile wiper recall | Restores last-trimmed setting at power-on - removes need for MCU initialization code or external calibration storage |
| ±VCC terminal rating | Supports analog signals spanning full supply rails - enables use in single-supply op-amp gain-setting or offset-nulling circuits |
| Temperature-compensated array | ±300 ppm/°C end-to-end drift - maintains ratio accuracy across industrial temperature range without software compensation |
Applications
| DC Bias Adjustment in Op-Amp Circuits | Programmable Gain Control |
|---|---|
Use Scenario: Setting precise input offset null or output DC bias in instrumentation amplifiers or transimpedance stages. IC Role / Device Role / Timing Role: Two-terminal variable resistor connected between op-amp inputs and feedback path to adjust loop DC operating point. Use Value: Eliminates manual potentiometer rework during production; enables factory calibration and field recalibration via firmware. | Use Scenario: Dynamically scaling sensor signal amplitude prior to ADC sampling in data acquisition systems. IC Role / Device Role / Timing Role: Three-terminal potentiometer used as programmable feedback resistor in non-inverting amplifier configuration. Use Value: Maintains consistent gain accuracy across temperature (±20 ppm/°C ratiometric TC) without digital multiplier or lookup tables. |
| Voltage Reference Trimming | Comparator Hysteresis Setting |
Use Scenario: Fine-tuning bandgap or shunt reference output voltage to meet tight initial tolerance specs (e.g., ±0.5%). IC Role / Device Role / Timing Role: Three-terminal potentiometer in series with reference output or as part of resistive divider feeding reference buffer. Use Value: Achieves <±1 mV trim resolution at 5 V reference; nonvolatile storage preserves calibration after power cycling. | Use Scenario: Configuring hysteresis window width in window comparators or Schmitt triggers for noise-immune threshold detection. IC Role / Device Role / Timing Role: Two-terminal variable resistor in positive feedback path of comparator to set trip-point separation. Use Value: Enables adaptive hysteresis adjustment in response to changing environmental conditions (e.g., temperature drift compensation). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ10 | I²C interface, dual-channel, 256-tap resolution, 10 kΩ RTOTAL, ±15 V terminal rating | Requires I²C master; supports dual independent pots; wider voltage range but higher cost and larger footprint | Preferred when multi-channel trimming or higher resolution is required and I²C infrastructure exists |
| MCP41010-I/P | SPI interface, single-channel, 256-tap resolution, 10 kΩ RTOTAL, 5.5 V max VDD, no nonvolatile storage | Needs external MCU SPI peripheral; lacks power-up recall - requires initialization firmware and backup register management | Selected where SPI is already used and nonvolatile recall is managed externally or unnecessary |
Compared with AD5243BRMZ10 and MCP41010-I/P, the X9313USI offers simpler 3-wire control with guaranteed nonvolatile recall and industrial temperature support in a compact SOIC-8, making it optimal for cost-sensitive, single-pot, self-initializing analog trimming tasks.
Availability
X9313USI is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded instrumentation front-ends, and programmable power supply feedback loops requiring stable component supply and long-term calibration integrity.
Supply support for X9313USI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor company, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313 product line delivers digitally programmable analog front-end components optimized for factory-calibrated, maintenance-free analog signal conditioning in harsh environments.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313USI?
The X9313USI supports a maximum differential voltage ΔV = |VH − VL| of 10 V under recommended operating conditions. This is specified for X9313W/U variants including X9313USI. Exceeding this limit risks permanent damage to the internal resistor array or wiper switches, even if individual terminal voltages remain within –VCC to +VCC bounds. Always verify voltage differentials in your circuit layout before finalizing the design of the X9313USI.
Does X9313USI retain its wiper position after power cycling?
Yes, the X9313USI stores the wiper position in nonvolatile memory and automatically recalls it upon power-up. This behavior is guaranteed by design: the last stored value persists for up to 100 years and survives ≥100,000 store cycles. No external components or MCU intervention are needed for X9313USI to restore its trimmed state after power loss, making it ideal for unattended or remote equipment.
Can X9313USI operate from a 3.3 V supply?
No, the X9313USI is rated for VCC = 4.5 V to 5.5 V only. It belongs to the "X9313U" family variant with 5 V nominal operation and does not support 3.3 V logic levels or supply rails. For 3 V operation, consider the X9313-3 series (e.g., X9313UMIZ-3), which explicitly specifies a 3 V to 5.5 V supply range. Using 3.3 V with X9313USI will result in undefined logic states and unreliable wiper positioning.
What is the wiper resistance specification for X9313USI at 5 V supply?
The wiper resistance (RW) for X9313USI is specified as 40 Ω typical and ≤100 Ω maximum at VCC = 5 V, measured under defined test conditions (IW = (VH − VL)/RTOTAL). This low on-resistance ensures minimal gain error or signal attenuation when used in feedback paths or voltage dividers. The value remains stable over temperature due to on-chip compensation, and is confirmed in the Potentiometer Characteristics table of the FN8177 datasheet for the X9313USI.
Is X9313USI pin-compatible with other X9313 variants in SOIC-8 packages?
Yes, all X9313 variants in 8-lead SOIC packages-including X9313USI, X9313USZ, X9313WSI, and X9313ZSI-share identical pinouts per the "Pin Descriptions" and "Pinouts" sections of FN8177 Rev 7.00. Pin 1 is VCC, Pin 2 is CS, Pin 3 is INC, Pin 4 is U/D, Pin 5 is RL/VL, Pin 6 is VSS, Pin 7 is RW/VW, and Pin 8 is RH/VH. This allows drop-in substitution among SOIC-packaged X9313 parts when electrical parameters (RTOTAL, VCC, temp range) align with system requirements.
X9313USI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313USI FAQ
1.How can I place an order for X9313USI through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313USI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313USI reliable?
The price and inventory of X9313USI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313USI is usually 5 days.
3.What payment methods are accepted for X9313USI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313USI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313USI?
X9313USI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313USI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313USI?
For technical support, including X9313USI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313USI requirements.
6.How does Aetrix verify that X9313USI is sourced from the original manufacturer or authorized distributors?
All X9313USI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313USI meets industry standards.
7.What is the process for return or replacement of X9313USI?
All X9313USI units undergo pre-shipment inspection (PSI). If there is an issue with X9313USI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313USI part is unused and in its original packaging.
Return procedure for X9313USI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313USI Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

