Renesas X9313UST1
- Part No.:
- X9313UST1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313UST1.pdf
- Description:
- IC DGTL POT 50KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,834
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313UST1 from Intersil is a digitally controlled potentiometer (XDCP™) implementing a 32-tap linear resistor array with nonvolatile wiper position storage, 3-wire serial interface (CS/U/D/INC), ±VCC terminal voltage capability, and 10 kΩ end-to-end resistance - used for precision analog trimming in voltage divider and variable resistor configurations.
For engineers reviewing the X9313UST1 datasheet, X9313UST1 pinout, X9313UST1 application, or X9313UST1 equivalent, key selection criteria include its 3-wire interface timing (tIW = 5 µs, tCYC = 2 µs), ±4.4 mA wiper current rating, 100-year data retention, 100,000-cycle endurance, and compatibility with 3V–5.5V supply operation in industrial temperature range (−40°C to +85°C).
Technical Context
The X9313UST1 integrates a 31-element resistor ladder, 5-bit up/down counter, nonvolatile memory store/recall circuitry, and make-before-break wiper switching. Its control logic responds to negative-edge-triggered INC pulses while U/D sets direction, and CS enables selection or initiates nonvolatile store when high with INC high.
Operation supports both three-terminal potentiometer (RH/VH–RW/VW–RL/VL) and two-terminal variable resistor modes. Wiper resistance is 40 Ω typical at VCC = 5 V, and terminal voltage range extends from −VCC to +VCC, enabling bipolar signal conditioning without external level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance (RTOTAL) | 10 kΩ ±20% - defines full-scale adjustment range and power dissipation limit (10 mW max) |
| Wiper positions | 32 discrete taps - provides 3% resolution per step (1 MI = RTOTAL/31) |
| Supply voltage range | 3 V to 5.5 V - supports dual-rail systems and mixed-voltage designs |
| Terminal voltage range | −VCC to +VCC - enables direct use with bipolar analog signals up to ±5.5 V |
| Wiper current rating | ±4.4 mA - determines maximum load current in variable-resistor mode |
| Nonvolatile storage | 100-year data retention, 100,000 write cycles - eliminates need for external EEPROM or MCU backup |
| Interface timing (tIW) | 5 µs INC-to-VW propagation - sets minimum update rate for real-time trimming loops |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), 3.9 mm × 4.9 mm body, 1.27 mm lead pitch, M8.15 outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Power rail for internal logic and resistor array; must be applied before analog voltages |
| VSS | Ground reference | Return path for supply and signal currents; common reference for all terminals |
| RH/VH | High fixed terminal | One end of resistor array; voltage polarity relative to wiper depends on U/D state |
| RL/VL | Low fixed terminal | Other end of resistor array; forms voltage divider with RH/VH and RW/VW |
| RW/VW | Wiper output | Movable tap point; series resistance 40 Ω typical at 5 V - affects signal integrity in high-frequency paths |
| CS | Chip select | Active-low enable; rising edge with INC high triggers nonvolatile store |
| U/D | Direction control | Sets wiper increment/decrement direction during INC transitions |
| INC | Increment clock | Negative-edge-triggered; advances wiper one tap per valid pulse |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper position storage | Retains last setting across power cycles - eliminates startup calibration in embedded systems |
| 3-wire serial interface | Requires only CS, U/D, and INC - reduces MCU GPIO count vs. I²C/SPI alternatives |
| Make-before-break wiper switching | Prevents open-circuit transients during tap changes - critical for stable biasing in amplifier feedback networks |
| Temperature-compensated resistor array | ±300 ppm/°C RTOTAL drift - maintains trim accuracy over industrial temperature range |
| Bipolar terminal voltage support | −VCC to +VCC operation - enables direct integration into op-amp circuits with split supplies |
Applications
| Audio Signal Level Control | Voltage Reference Trimming |
|---|---|
Use Scenario: Adjusting gain or volume in analog audio paths using op-amp feedback networks. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical pot in inverting/noninverting amplifier configurations. Use Value: Eliminates mechanical wear and noise; retains user-set volume after power cycle via nonvolatile memory. | Use Scenario: Calibrating output voltage of adjustable regulators (e.g., LM317) or precision DAC references. IC Role / Device Role / Timing Role: Three-terminal potentiometer in resistive divider network setting feedback ratio. Use Value: Enables factory or field calibration with permanent storage - no recalibration needed after power loss. |
| Comparator Hysteresis Setting | Offset Voltage Adjustment |
Use Scenario: Configuring hysteresis thresholds in window or Schmitt-trigger comparators. IC Role / Device Role / Timing Role: Adjustable feedback resistor defining upper/lower trip points. Use Value: Allows dynamic hysteresis tuning during system test or adaptive sensing - wiper stability ensures consistent threshold repeatability. | Use Scenario: Nulling input offset voltage in precision op-amp circuits (e.g., instrumentation amplifiers). IC Role / Device Role / Timing Role: Fine-tuning resistor in offset null port to balance differential inputs. Use Value: Achieves sub-millivolt nulling accuracy with 32-step resolution; nonvolatile storage preserves calibration across maintenance intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ10 | I²C interface, dual-channel, 256-tap resolution, 10 kΩ RTOTAL, ±2.5 V max terminal voltage | Requires I²C host; limited to unipolar analog rails; higher resolution but no bipolar support | Choose for multi-channel digital trimming where I²C bus is available and bipolar operation is unnecessary |
| MCP41010-I/P | SPIM interface, single-channel, 256-tap, 10 kΩ RTOTAL, 5.5 V max VDD, ±VDD terminal voltage | Higher resolution and SPI compatibility; same bipolar capability but different timing and command structure | Choose for SPI-based systems needing finer granularity; verify wiper resistance (120 Ω typ) impact on signal path |
Compared with AD5243BRMZ10 and MCP41010-I/P, the X9313UST1 offers unique 3-wire simplicity and guaranteed ±VCC terminal operation - making it optimal for cost-sensitive, bipolar-signal industrial trimming where minimal GPIO usage and robust power-cycle retention are required.
Availability
X9313UST1 is available at Aetrix Electronics and suitable for audio signal conditioning, voltage reference calibration, comparator hysteresis setting, and op-amp offset adjustment requiring stable component supply across industrial temperature ranges and long product lifecycles.
Supply support for X9313UST1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313 series was designed specifically for solid-state replacement of mechanical potentiometers in analog trimming applications demanding nonvolatile storage, bipolar signal handling, and low-pin-count digital control.
FAQ
What is the operating voltage range for the X9313UST1?
The X9313UST1 operates from 3 V to 5.5 V on VCC. Its RH/VH and RL/VL terminals support voltages from −VCC to +VCC, enabling direct use with bipolar analog signals up to ±5.5 V. This allows integration into split-supply op-amp circuits without external level-shifting components. The X9313UST1's specified active current is 3 mA max at VCC = 5 V, and standby current is 500 µA max.
Does the X9313UST1 retain its wiper position after power loss?
Yes, the X9313UST1 stores the wiper position in nonvolatile memory and automatically recalls it on power-up. This feature requires a store command - executed by raising CS high while INC is held high - which writes the current counter value to memory. Once stored, the setting persists for 100 years with 100,000 guaranteed write cycles. The X9313UST1 thus eliminates startup recalibration in embedded systems.
How does the 3-wire interface of the X9313UST1 work?
The X9313UST1 uses CS (chip select), U/D (up/down), and INC (increment) signals. CS enables the device when low; each negative edge on INC moves the wiper one tap in the direction set by U/D. A store operation occurs when CS rises while INC is high. Unlike I²C or SPI, this interface requires no clock or data lines beyond these three, reducing MCU pin count and firmware complexity. The X9313UST1's tCYC = 2 µs minimum cycle time supports rapid trimming updates.
Can the X9313UST1 be used as a two-terminal variable resistor?
Yes, the X9313UST1 supports both three-terminal potentiometer and two-terminal variable resistor configurations. In two-terminal mode, either RH/VH or RL/VL is tied to RW/VW, leaving one fixed terminal and the wiper as the two accessible nodes. The device maintains its ±4.4 mA wiper current rating and 40 Ω typical wiper resistance in this mode. This flexibility makes the X9313UST1 suitable for current-setting, gain control, and bias adjustment applications.
What package type is used for the X9313UST1?
The X9313UST1 is supplied in an 8-lead SOIC package (Pb-free, RoHS compliant), per JEDEC MS-012-AA outline M8.15. It measures 3.9 mm × 4.9 mm with 1.27 mm lead pitch and is compatible with standard surface-mount reflow processes. The "T1" suffix denotes tape-and-reel packaging per TB347 specifications. This package provides robust thermal performance and board-level reliability for industrial environments where the X9313UST1 is commonly deployed.
X9313UST1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 50k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313UST1 FAQ
1.How can I place an order for X9313UST1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313UST1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313UST1 reliable?
The price and inventory of X9313UST1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313UST1 is usually 5 days.
3.What payment methods are accepted for X9313UST1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313UST1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313UST1?
X9313UST1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313UST1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313UST1?
For technical support, including X9313UST1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313UST1 requirements.
6.How does Aetrix verify that X9313UST1 is sourced from the original manufacturer or authorized distributors?
All X9313UST1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313UST1 meets industry standards.
7.What is the process for return or replacement of X9313UST1?
All X9313UST1 units undergo pre-shipment inspection (PSI). If there is an issue with X9313UST1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313UST1 part is unused and in its original packaging.
Return procedure for X9313UST1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313UST1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

