Renesas X9313WS-3
- Part No.:
- X9313WS-3
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313WS-3.pdf
- Description:
- IC DGTL POT 10KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313WS-3 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and 10 kΩ end-to-end resistance. It operates from 3V to 5.5V, supports ±VCC terminal voltages, and functions as a three-terminal voltage divider or two-terminal variable resistor in analog trimming applications.
For engineers reviewing the X9313WS-3 datasheet, X9313WS-3 pinout, X9313WS-3 application, or X9313WS-3 equivalent, key selection criteria include its 10 kΩ RTOTAL tolerance (±20%), wiper resistance (40 Ω typ. at 5V), 100,000-cycle endurance, 100-year data retention, and compatibility with commercial temperature range (0°C to +70°C) in SOIC-8 packaging.
Technical Context
The X9313WS-3 implements a 31-element resistor array with make-before-break wiper switching, enabling glitch-free tap transitions. Its 5-bit up/down counter drives a decoder that selects one of 32 wiper positions, with direction controlled by U/D and step triggered by negative-edge INC while CS is low.
Wiper position is stored into nonvolatile memory when CS rises high while INC is high, and automatically recalled at power-up. The device enters standby mode (500 µA max) when deselected, and supports full-rail terminal voltages (–VCC to +VCC) with ±4.4 mA max wiper current and 10 mW power rating for RTOTAL ≥ 10 kΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 10 kΩ ±20% - defines full-scale resistance for voltage division or current limiting |
| Supply Voltage | 3V to 5.5V - enables direct interface with 3.3V and 5V logic systems without level shifters |
| Wiper Resistance | 40 Ω typical at VCC = 5V - limits insertion loss and signal distortion in precision divider circuits |
| Endurance | 100,000 data changes per bit - ensures long-term reliability in field-adjustable calibration loops |
| Data Retention | 100 years - guarantees factory-set or user-trimmed values persist across product lifetime |
| Terminal Voltage Range | –VCC to +VCC - allows bipolar signal handling (e.g., ±5V audio, op-amp feedback networks) |
| Active Current | 3 mA max - compatible with low-power microcontroller I/O drive capability |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), footprint per JEDEC MS-012-AA (M8.15 drawing), body width 3.9 mm, lead pitch 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Power source for internal logic and resistor array; must be applied before control signals during power-up |
| VSS | Ground reference | Common return path for supply and signal terminals; required for proper wiper decoding and memory operation |
| RH/VH | High terminal | Fixed end of resistor array; voltage polarity relative to wiper depends on U/D state, not absolute potential |
| RL/VL | Low terminal | Fixed end opposite RH/VH; forms complete resistive path with RH/VH and RW/VW |
| RW/VW | Wiper output | Movable tap point; series resistance ~40 Ω affects gain accuracy in op-amp configurations |
| CS | Chip select | Active-low enable; rising edge with INC = HIGH triggers nonvolatile store; sets standby mode when high |
| U/D | Direction control | Logic level determines wiper increment/decrement on each INC edge; can change dynamically during CS low |
| INC | Increment clock | Negative-edge-triggered step input; minimum pulse width 1 µs; controls timing of wiper movement (tIW = 5 µs) |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, contact bounce, and vibration sensitivity vs. analog potentiometers |
| Nonvolatile wiper storage | Enables power-on repeatability without external EEPROM or MCU initialization code |
| 3-wire serial interface | Reduces GPIO count vs. I²C/SPI; compatible with any microcontroller GPIO with edge detection |
| Temperature-compensated array | ±300 ppm/°C RTOTAL drift ensures stable gain/attenuation over 0°C to +70°C operating range |
| Make-before-break switching | Prevents open-circuit glitches during wiper transitions-critical in closed-loop feedback paths |
Applications
| Audio Volume Control | DC Offset Calibration |
|---|---|
Use Scenario: Adjusting gain in line-level audio preamplifiers with user-accessible digital controls. IC Role / Device Role / Timing Role: Three-terminal voltage divider setting feedback ratio of inverting op-amp stage. Use Value: 32-step resolution provides smooth volume ramping; nonvolatile storage retains last user setting after power cycle. | Use Scenario: Compensating input offset voltage in precision instrumentation amplifiers. IC Role / Device Role / Timing Role: Two-terminal variable resistor in op-amp summing junction to inject trim current. Use Value: ±VCC terminal rating allows bipolar offset correction (±5V rails); 10 kΩ value matches typical op-amp bias network impedances. |
| Power Supply Feedback | Sensor Signal Conditioning |
Use Scenario: Dynamically adjusting output voltage of adjustable DC-DC converters via feedback divider. IC Role / Device Role / Timing Role: Upper leg of resistive divider connected between VOUT and FB pin; wiper sets reference ratio. Use Value: 100,000-cycle endurance supports field firmware updates; 3V–5.5V supply matches converter controller I/O voltage. | Use Scenario: Scaling thermistor or bridge sensor outputs to match ADC input range. IC Role / Device Role / Timing Role: Linear potentiometer configuring gain of programmable-gain amplifier (PGA) stage. Use Value: ±20% RTOTAL tolerance accommodates calibration margin; ratiometric tempco (±20 ppm/°C) minimizes gain drift with temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ-10 | I²C interface, 64-tap resolution, 10 kΩ RTOTAL, ±30% tolerance, 200 kΩ wiper resistance | Requires I²C master; higher wiper resistance increases gain error in low-impedance feedback paths | Choose for systems already using I²C infrastructure and needing finer resolution |
| MCP41010-I/P | SPITM interface, 257-tap resolution, 10 kΩ RTOTAL, ±20% tolerance, 120 Ω wiper resistance | Higher pin count (8-pin PDIP only), no nonvolatile store on power-up (requires MCU init) | Choose for SPI-based designs requiring higher resolution and lower wiper resistance than X9313WS-3 |
Compared with AD5171BRMZ-10 and MCP41010-I/P, the X9313WS-3 offers simpler 3-wire control, guaranteed power-on wiper recall without firmware, and lower wiper resistance-making it optimal for cost-sensitive, low-pin-count analog trimming where 32-step resolution suffices.
Availability
X9313WS-3 is available at Aetrix Electronics and suitable for audio volume control, DC offset calibration, power supply feedback adjustment, and sensor signal conditioning requiring stable component supply and long-term calibration integrity.
Supply support for X9313WS-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management ICs, serving industrial, infrastructure, and high-end consumer markets with robust, application-optimized solutions.
The X9313 family was designed for solid-state replacement of mechanical potentiometers in analog trimming, calibration, and parameter adjustment circuits-emphasizing nonvolatile retention, rail-to-rail operation, and low-power serial control.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313WS-3?
The X9313WS-3 supports ΔV = |VH – VL| up to 10 V, as specified for X9313W-series devices. This allows use in ±5 V systems without external clamping. Exceeding 10 V risks permanent damage per absolute maximum ratings. Always ensure VH and VL remain within –VCC to +VCC bounds, and verify voltage differentials against the 10 V limit during design review.
Does X9313WS-3 retain its wiper position after power cycling?
Yes, X9313WS-3 stores the wiper position in nonvolatile memory upon command (CS rising edge with INC = HIGH) and automatically recalls it at power-up. No external memory or MCU initialization is needed. The data retention specification is 100 years, ensuring calibration stability across the product's operational lifetime without maintenance.
Can X9313WS-3 operate with a 3.3 V supply?
Yes, X9313WS-3 is rated for VCC = 3 V to 5.5 V, making it fully compatible with 3.3 V systems. All logic thresholds (VIH = 2 V min, VIL = 0.8 V max) and functional specifications-including 32-tap operation, nonvolatile store, and ±VCC terminal voltage support-are guaranteed across this range. No level-shifting circuitry is required.
What is the wiper resistance of X9313WS-3 and how does it affect circuit performance?
X9313WS-3 has a typical wiper resistance of 40 Ω at VCC = 5 V (max 100 Ω). In voltage divider configurations, this adds series impedance that degrades gain accuracy and bandwidth-especially critical in high-frequency or low-impedance feedback paths. For precision applications, account for this resistance in transfer function calculations or use buffer amplifiers to isolate the wiper.
Is X9313WS-3 RoHS compliant and what package does it use?
Yes, X9313WS-3 is RoHS compliant and supplied in an 8-lead SOIC package (M8.15 drawing) with 100% matte tin (e3) termination. It meets IPC/JEDEC J-STD-020 reflow requirements and is qualified for wave soldering. The Pb-free construction ensures environmental compliance without sacrificing solderability or thermal performance in standard assembly processes.
X9313WS-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 10k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313WS-3 FAQ
1.How can I place an order for X9313WS-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313WS-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313WS-3 reliable?
The price and inventory of X9313WS-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313WS-3 is usually 5 days.
3.What payment methods are accepted for X9313WS-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313WS-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313WS-3?
X9313WS-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313WS-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313WS-3?
For technical support, including X9313WS-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313WS-3 requirements.
6.How does Aetrix verify that X9313WS-3 is sourced from the original manufacturer or authorized distributors?
All X9313WS-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313WS-3 meets industry standards.
7.What is the process for return or replacement of X9313WS-3?
All X9313WS-3 units undergo pre-shipment inspection (PSI). If there is an issue with X9313WS-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313WS-3 part is unused and in its original packaging.
Return procedure for X9313WS-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313WS-3 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

