Renesas X9313WS-3T2
- Part No.:
- X9313WS-3T2
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313WS-3T2.pdf
- Description:
- IC DGTL POT 10KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313WS-3T2 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and ±VCC terminal voltage capability. It implements a 31-element resistor array with make-before-break switching, operates from 3V to 5.5V, and delivers 10 kΩ end-to-end resistance with ±20% tolerance for precision analog trimming in embedded control circuits.
For engineers reviewing the X9313WS-3T2 datasheet, X9313WS-3T2 pinout, X9313WS-3T2 application, or X9313WS-3T2 equivalent, this device supports stable power-up recall, low-power standby (500 µA max), temperature-compensated linearity (±1 MI absolute), and industrial-grade operation (–40°C to +85°C) in SOIC-8 packaging.
Technical Context
The X9313WS-3T2 integrates a 5-bit up/down counter, nonvolatile memory for wiper position retention, and a resistor array with 31 matched elements. Its 3-wire interface enables deterministic wiper positioning without clock or data lines beyond CS, U/D, and INC - all edge-triggered and compatible with microcontroller GPIOs.
Wiper movement follows make-before-break switching to prevent open-circuit transients; terminal voltages support ±VCC (–5V to +5V at VCC = 5V), and wiper resistance is specified at 40 Ω (typ) under 5V supply. The device enters standby mode automatically after store completion or CS deassertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance (RTOTAL) | 10 kΩ ±20% - sets full-scale analog range for voltage divider or current-limiting configurations |
| Wiper positions | 32 discrete taps - provides 3.125% resolution per step across full resistance range |
| Supply voltage range | 3V to 5.5V - supports dual-rail systems and mixed-voltage MCU interfacing |
| Terminal voltage range | –VCC to +VCC - enables bipolar signal conditioning (e.g., ±5V rails) |
| Nonvolatile storage endurance | 100,000 write cycles - ensures long-term field calibration stability |
| Power-up behavior | Recalls last stored wiper position - eliminates startup drift in closed-loop systems |
| Standby current | 500 µA max - minimizes quiescent draw during system sleep modes |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), 3.9 mm × 4.9 mm body, 1.27 mm lead pitch (JEDEC MS-012-AA).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Accepts 3V–5.5V; powers internal logic and resistor array bias |
| VSS | Ground reference | Return path for supply and signal currents; must be low-impedance |
| CS | Chip select input | Active-low enable; HIGH initiates nonvolatile store when INC is HIGH |
| U/D | Direction control | Defines wiper increment/decrement direction during INC transitions |
| INC | Increment clock input | Negative-edge triggered; advances wiper one tap per valid transition |
| RH/VH | High terminal | Fixed end of resistor array; voltage range –VCC to +VCC relative to VSS |
| RL/VL | Low terminal | Fixed end opposite RH/VH; same voltage rating and routing constraints |
| RW/VW | Wiper output | Movable tap point; series resistance ≤100 Ω (max) at VCC = 5V |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state potentiometer architecture | Eliminates mechanical wear, contact bounce, and environmental sensitivity of trim pots |
| Nonvolatile wiper position memory | Retains setting for 100 years; enables consistent power-on state without host reinitialization |
| Make-before-break wiper switching | Prevents open-circuit glitches during tap transitions - critical for stable feedback loops |
| Temperature-compensated resistor array | ±300 ppm/°C RTOTAL drift - maintains ratio accuracy across industrial temperature range |
| 3-wire serial interface | Requires only three GPIOs; no clock or data bus overhead - ideal for resource-constrained MCUs |
Applications
| Audio Signal Level Control | DC Power Supply Trim |
|---|---|
|
Use Scenario: Adjusting gain or volume in analog audio paths using microcontroller-based user interface. IC Role / Device Role / Timing Role: Acts as digitally programmable voltage divider between op-amp stages or DAC output and amplifier input. Use Value: Enables silent, glitch-free level changes via software; retains last user setting after power cycle. |
Use Scenario: Fine-tuning output voltage of adjustable linear regulators (e.g., LM317) in production test or field calibration. IC Role / Device Role / Timing Role: Replaces mechanical trimpot in feedback network to set VOUT = 1.25V(1 + R2/R1) + IADJR2. Use Value: Eliminates manual adjustment; allows automated calibration and firmware-based compensation for thermal drift. |
| Industrial Sensor Offset Calibration | Comparator Hysteresis Setting |
|
Use Scenario: Compensating zero-point offset in bridge-based pressure or load-cell amplifiers. IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor in instrumentation amplifier reference leg. Use Value: Provides repeatable, traceable calibration points; stores factory-trimmed values in nonvolatile memory. |
Use Scenario: Setting hysteresis width in comparator circuits (e.g., TL072-based window detectors). IC Role / Device Role / Timing Role: Sets R1/R2 ratio in positive-feedback network to define upper/lower trip thresholds. Use Value: Allows dynamic hysteresis adjustment based on operating mode; prevents chatter in noisy sensor inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ-10 | I²C interface, 64-tap resolution, 10 kΩ, ±20% tolerance, 3V–5.5V supply | Requires I²C master; higher resolution but no native 3-wire compatibility | Choose when I²C infrastructure exists and finer granularity is needed over simple GPIO control |
| MCP41010-I/P | SPITM interface, 257-tap resolution, 10 kΩ, ±20% tolerance, 2.7V–5.5V supply | Uses 4-wire SPI (CS/SCK/SDI/SDO); no nonvolatile store on power-down by default | Prefer when existing SPI peripherals are available and external EEPROM or firmware store is acceptable |
Compared with AD5171BRMZ-10 and MCP41010-I/P, the X9313WS-3T2 offers lowest GPIO footprint (3 pins), guaranteed power-up recall without host intervention, and bipolar terminal voltage support - making it optimal for cost-sensitive, low-pin-count industrial analog interfaces.
Availability
X9313WS-3T2 is available at Aetrix Electronics and suitable for industrial sensor calibration, DC power supply trimming, and audio level control requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for X9313WS-3T2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313WS-3T2 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in analog signal-path tuning where nonvolatile recall, low power, and robustness are essential.
FAQ
What is the operating temperature range for the X9313WS-3T2?
The X9313WS-3T2 is rated for industrial operation from –40°C to +85°C. This range is confirmed in the Ordering Information table (Page 2) and Recommended Operating Conditions (Page 5) of the FN8177 datasheet. It ensures reliable performance in harsh environments such as factory automation controllers and outdoor instrumentation where thermal cycling occurs.
Does the X9313WS-3T2 retain its wiper position after power loss?
Yes, the X9313WS-3T2 stores the wiper position in nonvolatile memory and recalls it automatically on power-up. This behavior is explicitly stated in the datasheet overview (Page 1), Principles of Operation (Page 3), and confirmed in the Endurance and Data Retention table (Page 6), which specifies 100-year data retention. No external memory or host initialization is required for X9313WS-3T2 to restore its last setting.
Can the X9313WS-3T2 be used with bipolar analog signals?
Yes, the X9313WS-3T2 supports terminal voltages from –VCC to +VCC, enabling direct use with bipolar signals such as ±5V or ±2.5V rails. This is documented in the Absolute Maximum Ratings (Page 5) and Potentiometer Characteristics table (Page 5), where VH and VL ratings are specified as –VCC to +VCC. The device's CMOS construction and rail-to-rail wiper operation make it suitable for AC-coupled or dual-supply analog paths.
What is the maximum wiper current rating for the X9313WS-3T2?
The X9313WS-3T2 has a maximum wiper current rating of ±4.4 mA, as specified in the Recommended Operating Conditions table (Page 5). This limit applies regardless of RTOTAL value and must be observed to avoid degradation of wiper switch reliability. Exceeding this current may accelerate wear or cause temporary resistance shift due to self-heating of the 31-element array.
Is the X9313WS-3T2 pin-compatible with other X9313 variants in SOIC-8 package?
Yes, the X9313WS-3T2 shares identical pinout and SOIC-8 footprint (M8.15 drawing) with all X9313 variants in that package, including X9313USZ, X9313USIZ, and X9313WSIZ. Pin assignments - VCC, VSS, CS, U/D, INC, RH/VH, RL/VL, RW/VW - are standardized across the family per Table 1 (Page 3) and Pinouts diagram (Page 3). Only electrical parameters (e.g., RTOTAL, VCC range, temp grade) differ between variants.
X9313WS-3T2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 10k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313WS-3T2 FAQ
1.How can I place an order for X9313WS-3T2 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313WS-3T2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313WS-3T2 reliable?
The price and inventory of X9313WS-3T2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313WS-3T2 is usually 5 days.
3.What payment methods are accepted for X9313WS-3T2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313WS-3T2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313WS-3T2?
X9313WS-3T2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313WS-3T2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313WS-3T2?
For technical support, including X9313WS-3T2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313WS-3T2 requirements.
6.How does Aetrix verify that X9313WS-3T2 is sourced from the original manufacturer or authorized distributors?
All X9313WS-3T2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313WS-3T2 meets industry standards.
7.What is the process for return or replacement of X9313WS-3T2?
All X9313WS-3T2 units undergo pre-shipment inspection (PSI). If there is an issue with X9313WS-3T2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313WS-3T2 part is unused and in its original packaging.
Return procedure for X9313WS-3T2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313WS-3T2 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

