Renesas X9313ZP
- Part No.:
- X9313ZP
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
X9313ZP.pdf
- Description:
- IC DGTL POT 1KOHM 32TAP 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313ZP from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and 1kΩ end-to-end resistance. It operates from 3V to 5.5V, supports terminal voltages from –VCC to +VCC, and is used for precision analog trimming in voltage reference and op-amp gain adjustment circuits.
For engineers reviewing the X9313ZP datasheet, X9313ZP pinout, X9313ZP application, or X9313ZP equivalent, key selection criteria include its ±20% RTOTAL tolerance, 40Ω typical wiper resistance at 5V, 100,000-cycle endurance, 100-year data retention, and compatibility with industrial temperature range (–40°C to +85°C) in 8-lead SOIC packaging.
Technical Context
The X9313ZP implements a 31-element resistor array with make-before-break wiper switching, enabling glitch-free tap transitions. Its 5-bit up/down counter drives a decoder that selects one of 32 wiper positions, with direction controlled by U/D and step triggered by negative-edge INC while CS is low.
Wiper position is stored into nonvolatile memory when CS rises while INC is high, ensuring automatic recall on power-up. The device supports both three-terminal potentiometer and two-terminal variable resistor configurations, with terminal voltage ratings spanning –VCC to +VCC and absolute linearity error limited to ±1 MI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 1kΩ ±20% - defines full-scale resistance range for analog scaling and biasing accuracy |
| Wiper resolution | 32 taps - provides 3.125% step granularity across full resistance range |
| VCC range | 3V to 5.5V - enables direct interface with 3.3V and 5V logic systems without level shifting |
| Wiper resistance | 40Ω typical at VCC = 5V - minimizes insertion error in low-impedance feedback paths |
| Endurance | 100,000 data changes per bit - ensures long-term reliability in field-adjustable calibration systems |
| Data retention | 100 years - guarantees factory-set or user-trimmed values persist over product lifetime |
| Terminal voltage range | –VCC to +VCC - allows bidirectional signal handling in AC-coupled or dual-supply applications |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), body width 3.9mm, standard JEDEC MS-012-AA footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Power source for internal logic and resistor array; must be stable before CS/INC activation |
| VSS | Ground reference | Common return path for supply and signal terminals; decoupling required within 10mm |
| CS | Chip select control | Active-low enable; rising edge with INC high triggers nonvolatile store operation |
| U/D | Wiper direction control | High = increment wiper position; low = decrement; state may change dynamically during CS low |
| INC | Wiper step trigger | Negative-edge sensitive; each valid transition moves wiper one tap in U/D-defined direction |
| RH/VH | High terminal | Fixed end of resistor array; functions as VREF+ or gain-setting node in op-amp circuits |
| RL/VL | Low terminal | Fixed end of resistor array; connects to ground, VREF–, or signal return in divider configurations |
| RW/VW | Wiper output | Movable tap point; delivers intermediate voltage or resistance; series resistance ≤100Ω affects loading |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | Eliminates need for external EEPROM or MCU supervision to retain trim settings across power cycles |
| 3-wire serial interface | Reduces GPIO count vs. I²C/SPI; compatible with simple microcontroller GPIOs without protocol overhead |
| Make-before-break switching | Prevents open-circuit glitches during wiper movement, critical for stable feedback loop operation |
| Temperature-compensated array | ±300 ppm/°C RTOTAL drift enables stable performance across industrial temperature range |
| ±VCC terminal rating | Supports rail-to-rail analog signal routing in single- or dual-supply systems without external clamping |
Applications
| Reference Voltage Trimming | Op-Amp Gain Adjustment |
|---|---|
Use Scenario: Calibrating output voltage of a TL431 shunt regulator or bandgap reference IC in power supply feedback networks. IC Role / Device Role / Timing Role: Two-terminal variable resistor setting precise current through reference's cathode resistor. Use Value: Enables factory or field calibration to ±0.5% output accuracy without mechanical potentiometer drift or soldering rework. | Use Scenario: Dynamically adjusting closed-loop gain of an LM308A noninverting amplifier in sensor signal conditioning. IC Role / Device Role / Timing Role: Three-terminal potentiometer configuring Rf/Rin ratio in amplifier feedback path. Use Value: Provides 32-step digital gain control (e.g., 1× to 10×) with repeatable, nonvolatile settings for multi-range measurement systems. |
| Comparator Hysteresis Setting | Offset Voltage Compensation |
Use Scenario: Setting upper/lower trip thresholds in a TL072 comparator with hysteresis for noise-immune digital input detection. IC Role / Device Role / Timing Role: Two-terminal resistor defining feedback ratio between output and inverting input. Use Value: Allows software-controlled hysteresis width tuning (e.g., 50mV to 500mV) to match varying noise profiles across operating conditions. | Use Scenario: Nulling input offset voltage in an OP-07 precision op-amp used in thermocouple amplification. IC Role / Device Role / Timing Role: Three-terminal potentiometer injecting correction current into op-amp offset null pins. Use Value: Achieves sub-10µV residual offset after calibration, maintaining accuracy over temperature without manual trimpot access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ10 | I²C interface, dual 10kΩ channel, 256-tap resolution, no nonvolatile memory | Requires MCU I²C support; lacks power-on default setting; better for dynamic real-time adjustment | Select when higher resolution and dual-channel operation outweigh need for automatic power-up restore |
| MCP41010-I/P | SPITM interface, 10kΩ, 256 taps, volatile wiper register only (no EEPROM) | Needs external MCU initialization at boot; faster update rate (10MHz SPI); lower wiper resistance (120Ω typ) | Choose for cost-sensitive, high-speed trimming where persistent settings are managed externally |
Compared with AD5243BRMZ10 and MCP41010-I/P, the X9313ZP uniquely combines nonvolatile storage, 3-wire simplicity, and 1kΩ low-value resistance-making it optimal for self-initializing analog calibration in space-constrained industrial controllers where EEPROM integration and minimal GPIO use are critical.
Availability
X9313ZP is available at Aetrix Electronics and suitable for voltage reference trimming, op-amp gain adjustment, and comparator hysteresis setting requiring stable component supply, long-term calibration integrity, and industrial temperature operation.
Supply support for X9313ZP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313 family was designed for embedded analog trimming applications demanding nonvolatile setting retention, low-power operation, and robustness across extended temperature ranges-targeting power supplies, test equipment, and sensor interfaces.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313ZP?
The X9313ZP specifies ΔV = |VH – VL| ≤ 4V for the X9313Z variant. This limit ensures safe operation of the internal resistor array and switching elements. Exceeding 4V risks irreversible damage to the wiper network or resistive elements, even if individual terminal voltages remain within –VCC to +VCC bounds. Always verify voltage differential in your circuit layout before final design sign-off.
Does X9313ZP require external pull-up resistors on CS, U/D, or INC pins?
No, the X9313ZP does not require external pull-up resistors on CS, U/D, or INC inputs. These pins have CMOS-compatible input thresholds (VIL ≤ 0.8V, VIH ≥ 2V) and leakage current ≤ ±10µA, allowing direct connection to microcontroller GPIOs. However, floating inputs must be avoided-tie unused control lines to VCC or VSS via 10kΩ resistors if not actively driven.
Can X9313ZP be used in a 3.3V system with 5V signals on RH/VH or RL/VL?
No. While the X9313ZP supports VCC = 3V to 5.5V, its terminal voltage rating is –VCC to +VCC. With VCC = 3.3V, RH/VH and RL/VL must stay within –3.3V to +3.3V. Applying 5V signals violates absolute maximum ratings and may cause latch-up or permanent failure. Use level-shifting buffers or select a higher-VCC variant like X9313W (10V ΔV rating) if 5V analog signals are required.
How long does it take for X9313ZP to stabilize its wiper position after power-up?
The X9313ZP achieves wiper stability within 10µs after VCC reaches its final value (tPU specification). During this time, the internal nonvolatile memory is read and the wiper is positioned accordingly. Ensure VCC ramp rate stays within 0.2–50 V/ms (per datasheet tR_VCC) and that CS/INC are held high until stabilization completes to prevent spurious store or move commands.
Is the wiper resistance of X9313ZP constant across all tap positions?
No. The X9313ZP wiper resistance varies slightly with position due to internal switch geometry and contact resistance, but remains bounded: 40Ω typical and ≤100Ω maximum at VCC = 5V. This variation introduces negligible error (<0.1%) in 1kΩ total resistance applications. For critical low-resistance paths, place the wiper near RH/VH or RL/VL terminals where series resistance is minimized.
X9313ZP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 1k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-PDIP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313ZP FAQ
1.How can I place an order for X9313ZP through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313ZP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313ZP reliable?
The price and inventory of X9313ZP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313ZP is usually 5 days.
3.What payment methods are accepted for X9313ZP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313ZP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313ZP?
X9313ZP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313ZP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313ZP?
For technical support, including X9313ZP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313ZP requirements.
6.How does Aetrix verify that X9313ZP is sourced from the original manufacturer or authorized distributors?
All X9313ZP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313ZP meets industry standards.
7.What is the process for return or replacement of X9313ZP?
All X9313ZP units undergo pre-shipment inspection (PSI). If there is an issue with X9313ZP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313ZP part is unused and in its original packaging.
Return procedure for X9313ZP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313ZP Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

