Renesas X9313ZSI-3
- Part No.:
- X9313ZSI-3
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313ZSI-3.pdf
- Description:
- IC DGTL POT 1KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,813
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313ZSI-3 from Intersil is a digitally controlled potentiometer (XDCP™) with 32 linear tap positions, 3-wire serial interface (CS/U/D/INC), nonvolatile wiper position storage, and 1kΩ end-to-end resistance. It operates from 3V to 5.5V, supports terminal voltages from –VCC to +VCC, and functions as a three-terminal voltage divider or two-terminal variable resistor in analog trimming applications.
For engineers reviewing the X9313ZSI-3 datasheet, X9313ZSI-3 pinout, X9313ZSI-3 application, or X9313ZSI-3 equivalent, key selection criteria include its ±20% RTOTAL tolerance, 40Ω typical wiper resistance at 5V, 100,000-cycle endurance, 100-year data retention, and compatibility with industrial temperature range (–40°C to +85°C) in SOIC-8 packaging.
Technical Context
The X9313ZSI-3 implements a 31-element resistor array with make-before-break wiper switching, controlled by an up/down counter decoded into 32 discrete tap points. Its nonvolatile memory stores wiper position on CS↑ with INC HIGH, enabling automatic recall at power-up.
It uses low-power CMOS logic with active current ≤3mA and standby current ≤500µA, and supports bidirectional terminal voltage swing (–VCC to +VCC) across RH/VH, RL/VL, and RW/VW terminals-enabling use in AC-coupled and bipolar signal paths without external level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 1kΩ ±20% - defines full-scale resistance range for gain/offset adjustment accuracy |
| Supply Voltage | 3V to 5.5V - enables direct interface with 3.3V and 5V logic systems without level translation |
| Wiper Resistance | 40Ω typ. at VCC = 5V - limits insertion error in precision voltage divider configurations |
| Terminal Voltage Range | –VCC to +VCC - supports bipolar analog signals (e.g., ±2.5V, ±5V) without external biasing |
| Endurance | 100,000 data changes per bit - ensures long-term reliability in field-adjustable calibration loops |
| Data Retention | 100 years - guarantees factory-set or user-trimmed values persist over product lifetime |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade embedded control and sensor conditioning |
Pinout & Package
Package: 8-lead SOIC (Pb-free, RoHS compliant), 3.9mm × 4.9mm body, 1.27mm pitch, JEDEC MS-012-AA compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply rail | Power source for internal logic and resistor array; must be stable before CS activation |
| VSS | Ground reference | Common return path for all digital inputs and analog terminals; critical for noise immunity |
| CS | Chip select input | Active-low enable; initiates wiper movement when LOW, triggers nonvolatile store on rising edge with INC HIGH |
| U/D | Direction control | Defines wiper increment/decrement direction during INC transitions; sampled synchronously with INC |
| INC | Increment clock input | Negative-edge triggered; advances wiper one tap per valid edge; timing min. 2µs cycle time |
| RH/VH | High terminal | Fixed end of resistor array; accepts voltage up to +VCC or down to –VCC relative to VSS |
| RL/VL | Low terminal | Fixed opposite end of array; symmetric voltage rating to RH/VH; forms full RTOTAL path |
| RW/VW | Wiper output | Movable tap point; series resistance ≤100Ω ensures minimal loading in feedback networks |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | Eliminates need for external EEPROM or MCU supervision to retain trim settings across power cycles |
| 3-wire serial interface | Reduces PCB routing complexity vs. I²C/SPI; requires only three GPIOs for full control |
| ±VCC terminal voltage support | Enables direct use in op-amp inverting/non-inverting stages with dual supplies without clamping diodes |
| Make-before-break switching | Prevents open-circuit glitches during wiper transition-critical in closed-loop feedback paths |
| Industrial temperature grade | Validated operation from –40°C to +85°C ensures stability in motor drives, PLC I/O modules, and outdoor sensors |
Applications
| Audio Signal Level Control | Sensor Offset Calibration |
|---|---|
Use Scenario: Adjusting gain in microphone preamplifier or line-level audio path with digital host control. IC Role / Device Role / Timing Role: Three-terminal voltage divider setting feedback ratio of op-amp stage; no timing constraints beyond INC pulse width. Use Value: Replaces mechanical pots with 32-step resolution and permanent setting retention-eliminating drift and wear-induced noise. | Use Scenario: Compensating zero-point drift in bridge-based pressure or load-cell transducers. IC Role / Device Role / Timing Role: Two-terminal variable resistor in Wheatstone bridge leg; adjusted during factory calibration and locked via nonvolatile store. Use Value: Achieves <±1% absolute linearity error and maintains calibration for >10 years without recalibration cycles. |
| Programmable Voltage Reference | Industrial DAC Output Scaling |
Use Scenario: Setting precise reference voltage for ADCs or comparators in programmable logic controllers. IC Role / Device Role / Timing Role: Voltage divider between stable +5V rail and ground; wiper feeds high-impedance op-amp buffer input. Use Value: Delivers ratiometric stability (±20ppm/°C) and eliminates external trimmer replacement in sealed enclosures. | Use Scenario: Scaling full-scale output of 12-bit DAC to match actuator input range (e.g., 0–10V to 0–5V). IC Role / Device Role / Timing Role: Two-terminal resistor in op-amp inverting amplifier feedback path; adjusted once per system configuration. Use Value: Enables field-configurable output ranges without hardware change-supports multi-voltage OEM variants from single BOM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5243BRMZ10 | I²C interface, dual-channel, 256-tap resolution, 10kΩ RTOTAL, 3V–5.5V supply | Requires I²C bus resources; higher resolution but larger package (10-lead MSOP) | Preferred when dual independent pots or finer adjustment granularity is required |
| MCP41010-I/P | SPITM interface, single-channel, 257-tap, 10kΩ RTOTAL, 2.7V–5.5V supply, volatile wiper register | No nonvolatile storage-requires MCU to reload value at power-up | Selected for cost-sensitive designs where external memory or initialization routine is acceptable |
Compared with AD5243BRMZ10 and MCP41010-I/P, the X9313ZSI-3 offers unique advantages in simplicity (3-wire interface), guaranteed nonvolatile retention, and bipolar terminal voltage capability-making it optimal for industrial analog signal conditioning where reliability and minimal firmware overhead are critical.
Availability
X9313ZSI-3 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply feedback, and audio level control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for X9313ZSI-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313 family was designed specifically for robust, maintenance-free analog trimming in harsh environments-emphasizing nonvolatile retention, wide supply range, and bipolar signal handling over raw resolution or speed.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313ZSI-3?
The X9313ZSI-3 supports a maximum differential voltage ΔV = |VH – VL| of 4V under all operating conditions. This limit is specified in the Absolute Maximum Ratings table and applies regardless of supply voltage. Exceeding 4V risks irreversible damage to the internal resistor array switches. The device also allows each terminal to swing from –VCC to +VCC relative to VSS, but the total voltage drop across the entire potentiometer must remain within the 4V ceiling.
Does X9313ZSI-3 require external pull-up resistors on its control pins?
No, the X9313ZSI-3 does not require external pull-up resistors on CS, U/D, or INC inputs. All three digital control pins have CMOS-compatible input thresholds (VIH ≥ 2V, VIL ≤ 0.8V at VCC = 5V) and exhibit low leakage (±10µA max). Internal circuitry ensures defined logic states during power-up when driven directly from microcontroller GPIOs. However, if floating states are possible during system reset, external 10kΩ pull-downs on CS and U/D are recommended to prevent unintended wiper movement.
Can X9313ZSI-3 be used in AC-coupled signal paths with no DC bias?
Yes, the X9313ZSI-3 supports true bipolar operation: RH/VH, RL/VL, and RW/VW terminals tolerate voltages from –VCC to +VCC relative to VSS. This allows direct placement in AC-coupled paths (e.g., audio coupling capacitors feeding both ends) without external bias networks. The 4V ΔV limit still applies, so peak-to-peak AC signals must stay within that envelope. The device's temperature-compensated resistor array ensures stable performance across the full –40°C to +85°C range.
How many wiper position changes can X9313ZSI-3 endure before failure?
The X9313ZSI-3 is rated for 100,000 data changes per bit in nonvolatile memory, verified per JEDEC standards. This endurance applies to store operations (CS↑ with INC HIGH), not incremental INC toggles. Each store writes the current 5-bit wiper position to EEPROM. The device retains stored values for 100 years at +25°C ambient. Field usage typically involves infrequent calibration-making this specification sufficient for >15 years of daily adjustments in industrial equipment.
Is the wiper resistance of X9313ZSI-3 constant across all tap positions?
Wiper resistance (RW) is approximately constant across all 32 taps, with a typical value of 40Ω at VCC = 5V and a maximum of 100Ω across temperature and process variation. This consistency is achieved through matched transistor sizing in the wiper switch network and is confirmed in the Potentiometer Characteristics table. Unlike mechanical pots, the X9313ZSI-3 avoids contact-resistance drift-ensuring predictable insertion loss whether the wiper is near RH/VH, RL/VL, or mid-scale.
X9313ZSI-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 1k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 3V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313ZSI-3 FAQ
1.How can I place an order for X9313ZSI-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313ZSI-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313ZSI-3 reliable?
The price and inventory of X9313ZSI-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313ZSI-3 is usually 5 days.
3.What payment methods are accepted for X9313ZSI-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313ZSI-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313ZSI-3?
X9313ZSI-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313ZSI-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313ZSI-3?
For technical support, including X9313ZSI-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313ZSI-3 requirements.
6.How does Aetrix verify that X9313ZSI-3 is sourced from the original manufacturer or authorized distributors?
All X9313ZSI-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313ZSI-3 meets industry standards.
7.What is the process for return or replacement of X9313ZSI-3?
All X9313ZSI-3 units undergo pre-shipment inspection (PSI). If there is an issue with X9313ZSI-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313ZSI-3 part is unused and in its original packaging.
Return procedure for X9313ZSI-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313ZSI-3 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

