Renesas X9313ZST1
- Part No.:
- X9313ZST1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9313ZST1.pdf
- Description:
- IC DGTL POT 1KOHM 32TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,131
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9313ZST1 from Intersil is a digitally controlled potentiometer (XDCP™) with linear taper, 32-tap resolution, 3-wire serial interface, ±VCC terminal voltage capability, and 1 kΩ end-to-end resistance. It functions as a solid-state replacement for mechanical potentiometers in precision analog trimming circuits, supporting nonvolatile wiper position storage and recall at power-up. Designed for low-power embedded control applications requiring stable resistance adjustment under temperature variation.
For engineers reviewing the X9313ZST1 datasheet, X9313ZST1 pinout, X9313ZST1 application, or X9313ZST1 equivalent, this page delivers verified specifications including 1 kΩ RTOTAL, ±VCC terminal voltage range, 3-wire up/down interface timing, nonvolatile memory endurance (100,000 cycles), and MSOP-8 package compatibility - all critical for analog signal path design, calibration system integration, and long-life industrial firmware-controlled trims.
Technical Context
The X9313ZST1 implements a 31-element resistor array with make-before-break wiper switching, enabling glitch-free tap transitions. Its 5-bit up/down counter drives a decoder that selects one of 32 wiper positions, with wiper resistance typically 40 Ω at VCC = 5 V and absolute linearity error limited to ±1 MI (minimum increment).
Control logic responds to CS (chip select), U/D (direction), and INC (edge-triggered increment) inputs; wiper position is stored in nonvolatile memory only when CS rises while INC is HIGH. The device operates across 3 V to 5.5 V supply, supports ±4.4 mA wiper current, and maintains ratiometric temperature coefficient of ±20 ppm/°C for stable voltage-divider performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 1 kΩ ±20% - defines full-scale resistance range for voltage divider or variable resistor configurations |
| Terminal Voltage Range | −VCC to +VCC - enables bipolar signal handling without external level-shifting circuitry |
| Wiper Resolution | 32 taps (31 resistive elements) - provides ~3% step resolution for fine analog tuning |
| VCC Supply Range | 3 V to 5.5 V - compatible with both 3.3 V and 5 V logic/system rails |
| Active Current | ≤3 mA max - ensures minimal power impact in battery-powered or thermally constrained systems |
| Standby Current | ≤500 µA max - supports low-power sleep modes between trim adjustments |
| Nonvolatile Endurance | 100,000 data changes per bit - guarantees field-reliable recalibration over product lifetime |
| Data Retention | 100 years - preserves factory or user-set trim values across decades of storage or operation |
Pinout & Package
Package: 8-lead MSOP (Pb-free, RoHS compliant), dimensions per JEDEC MO-187-AA (M8.118). Body size 3.0 mm × 3.0 mm × 0.85 mm, pitch 0.65 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH/VH | High terminal | Fixed end of resistor array; referenced as "high" relative to wiper movement direction, not voltage polarity |
| RL/VL | Low terminal | Fixed end of resistor array; referenced as "low" relative to wiper movement direction, not voltage polarity |
| RW/VW | Wiper terminal | Movable contact point; series resistance ≤100 Ω ensures minimal loading on downstream stages |
| VCC | Supply voltage | Power rail for internal logic and resistor array; accepts 3 V–5.5 V with ±10% tolerance |
| VSS | Ground | Reference node for all digital and analog signals; must be low-impedance for noise immunity |
| CS | Chip select | Active-low enable; rising edge with INC HIGH triggers nonvolatile store; sets standby mode when deasserted |
| U/D | Up/down control | Defines wiper direction: HIGH = increment toward RH/VH, LOW = decrement toward RL/VL |
| INC | Increment input | Negative-edge triggered; toggling moves wiper one tap in direction set by U/D; minimum pulse width 1 µs |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, vibration sensitivity, and contact bounce - ideal for high-reliability industrial environments |
| 3-wire serial interface | Requires only CS, U/D, and INC signals - reduces MCU GPIO count and simplifies PCB routing vs. I²C/SPI alternatives |
| Nonvolatile wiper storage | Retains last-set position across power cycles without external EEPROM or backup power |
| Temperature-compensated array | ±20 ppm/°C ratiometric TC ensures stable voltage division across −40°C to +85°C operating range |
| Make-before-break switching | Prevents open-circuit transients during wiper movement - critical for maintaining signal continuity in active filters or bias networks |
| Pb-free MSOP-8 package | RoHS-compliant, JEDEC-standard footprint enables drop-in replacement in existing 8-pin SOIC layouts using adapter or redesign |
Applications
| Audio Signal Level Control | DC Bias Voltage Adjustment |
|---|---|
|
Use Scenario: Programmable gain control in line-level audio preamplifiers where manual pots are impractical due to enclosure access constraints or remote calibration requirements. IC Role / Device Role / Timing Role: Functions as a two-terminal variable resistor in series with feedback path of op-amp; wiper position sets closed-loop gain without interrupting signal flow. Use Value: Enables factory or field calibration via microcontroller command, eliminating need for physical trimmer access and reducing assembly time by >90%. |
Use Scenario: Setting reference voltage for ADC input ranges in sensor signal conditioning modules exposed to thermal drift across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Configured as three-terminal potentiometer; RH/VH tied to +VREF, RL/VL grounded, RW/VW feeds ADC reference pin. Use Value: Compensates for sensor offset drift via periodic firmware updates; nonvolatile retention ensures correct reference persists after power loss or brownout events. |
| Laser Diode Current Trim | Power Supply Feedback Divider |
|
Use Scenario: Fine-tuning laser diode driver output current in optical transceivers where precise current matching across production units is required. IC Role / Device Role / Timing Role: Used as variable resistor in current-sense feedback loop of constant-current source; wiper adjusts sense resistor effective value. Use Value: Achieves ±1% current accuracy post-calibration; 100-year data retention prevents recalibration during 15+ year telecom equipment service life. |
Use Scenario: Adjusting output voltage of isolated DC-DC converters in medical power supplies where safety-critical regulation margins must be validated and locked. IC Role / Device Role / Timing Role: Replaces fixed resistor in upper leg of feedback divider; wiper position sets VOUT = VREF × (1 + RUP/RLOW). Use Value: Allows final voltage trim during burn-in testing; stored setting survives reflow soldering and 10-year shelf life before deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-10 | I²C interface, 10 kΩ RTOTAL, 256-tap resolution, no ±VCC terminal support | Requires I²C host; higher resolution but incompatible with bipolar signal paths | Select if system already uses I²C infrastructure and requires finer adjustment granularity |
| MCP41010-I/P | SPITM interface, 10 kΩ RTOTAL, volatile wiper register (no nonvolatile storage) | Needs external EEPROM or MCU firmware to retain settings across power cycles | Select for cost-sensitive designs where recalibration at boot is acceptable and SPI is preferred |
Compared with AD5170BRMZ-10 and MCP41010-I/P, the X9313ZST1 uniquely combines 3-wire simplicity, ±VCC analog tolerance, and true nonvolatile retention - making it optimal for standalone analog trimming where bus overhead, bipolar operation, and zero-maintenance calibration are mandatory.
Availability
X9313ZST1 is available at Aetrix Electronics and suitable for audio signal level control, DC bias voltage adjustment, laser diode current trim, and power supply feedback divider applications requiring stable component supply, long-term calibration integrity, and RoHS-compliant packaging.
Supply support for X9313ZST1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure solutions.
The X9313 family was designed specifically for replacing mechanical potentiometers in embedded analog control loops - emphasizing nonvolatile memory, temperature-stable resistor arrays, and minimal GPIO interface requirements.
FAQ
What is the maximum allowable voltage across RH/VH and RL/VL terminals for X9313ZST1?
The X9313ZST1 specifies ΔV = |VH − VL| ≤ 4 V for the X9313Z variant. This limit is defined in the Absolute Maximum Ratings table and applies regardless of VCC level. Exceeding 4 V risks permanent damage to the internal resistor array or switching network. For applications requiring wider voltage spans, consider the X9313W (10 V) or X9313U (10 V) variants instead of X9313ZST1.
Does X9313ZST1 support true bipolar operation with negative supply rails?
No - X9313ZST1 does not require or support a negative supply rail. Its "±VCC terminal voltage" specification means RH/VH and RL/VL can each swing from −VCC to +VCC relative to VSS, enabling bipolar analog signal handling (e.g., ±2.5 V across a 5 V VCC supply). VSS remains ground-referenced; no negative VCC or split-supply configuration is needed or supported for X9313ZST1.
How is wiper position stored in nonvolatile memory on X9313ZST1?
Wiper position is stored in nonvolatile memory on X9313ZST1 only when CS transitions from LOW to HIGH while the INC input is held HIGH. This specific edge-and-level condition triggers the 10 ms store cycle (tWR). If CS rises with INC LOW, the device enters standby mode without storing. The stored value is automatically recalled within 10 µs of power-up (tPU), ensuring X9313ZST1 resumes its last calibrated state without MCU intervention.
Can X9313ZST1 be used in a two-terminal variable resistor configuration?
Yes - X9313ZST1 supports two-terminal operation by connecting either RH/VH or RL/VL to RW/VW (wiper), leaving the unused terminal open or tied to a fixed potential. In this mode, resistance varies from near-zero (wiper at shorted terminal) to RTOTAL (wiper at opposite end). Designers must observe ±4.4 mA max wiper current and 16 mW power rating for 1 kΩ devices to avoid thermal overstress in X9313ZST1 two-terminal use cases.
What is the wiper resistance specification for X9313ZST1 and how does it affect circuit accuracy?
X9313ZST1 specifies wiper resistance (RW) as 40 Ω typical, 100 Ω maximum at VCC = 5 V. This series resistance adds directly to the effective resistance between RW/VW and whichever fixed terminal is used, introducing a small offset in low-resistance settings (e.g., <500 Ω). For precision voltage-divider applications below 10 kΩ, this effect must be included in gain/error calculations; above 10 kΩ, RW contributes <1% error and is often negligible in X9313ZST1 system-level designs.
X9313ZST1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 32
- Resistance (Ohms):
- 1k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9313ZST1 FAQ
1.How can I place an order for X9313ZST1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9313ZST1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9313ZST1 reliable?
The price and inventory of X9313ZST1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9313ZST1 is usually 5 days.
3.What payment methods are accepted for X9313ZST1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9313ZST1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9313ZST1?
X9313ZST1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9313ZST1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9313ZST1?
For technical support, including X9313ZST1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9313ZST1 requirements.
6.How does Aetrix verify that X9313ZST1 is sourced from the original manufacturer or authorized distributors?
All X9313ZST1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9313ZST1 meets industry standards.
7.What is the process for return or replacement of X9313ZST1?
All X9313ZST1 units undergo pre-shipment inspection (PSI). If there is an issue with X9313ZST1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9313ZST1 part is unused and in its original packaging.
Return procedure for X9313ZST1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9313ZST1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

