Renesas X9401WS24I-2.7
- Part No.:
- X9401WS24I-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9401WS24I-2.7.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,097
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9401WS24I-2.7 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 64-tap resistor arrays per channel, SPI serial interface, 10 kΩ end-to-end resistance, 150 Ω typical wiper resistance, and 2.7 V to 5.5 V supply operation-used for precision analog trimming in programmable power supplies and sensor signal conditioning.
For engineers reviewing the X9401WS24I-2.7 datasheet, X9401WS24I-2.7 pinout, X9401WS24I-2.7 application, or X9401WS24I-2.7 equivalent, key selection criteria include nonvolatile wiper position storage, four independent 6-bit data registers per pot, hardware write protection (WP), HOLD functionality for SPI pause, and SOIC-24 package compatibility with industrial temperature range (–40°C to +85°C).
Technical Context
The X9401WS24I-2.7 implements four independent 64-element CMOS resistor arrays, each controlled by a volatile 6-bit Wiper Counter Register (WCR) decoded to select one of 64 taps. Each array supports three-terminal potentiometer or two-terminal variable resistor configurations with VH/VL terminals and VW wiper output.
It uses standard SPI protocol (CS, SCK, SI, SO) with device addressing via A0/A1 pins (up to 4 devices on bus), supports global and individual register transfers between WCR and four nonvolatile data registers (DR0–DR3), and includes hardware write protection (WP) and HOLD for interruptible serial communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 10 kΩ ±20% - defines full-scale resistance range for voltage divider or current-limiting use |
| Wiper Resistance | 150 Ω typical - limits error in low-impedance wiper-driven circuits |
| VCC Range | 2.7 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic/system rails |
| Standby Current | <3 µA total - supports ultra-low-power battery-backed or always-on analog calibration |
| Operating Current | <700 µA max - ensures minimal thermal drift and system power budget impact |
| Resolution | 1.6% - corresponds to 64 discrete tap positions per potentiometer |
| Data Retention | 100 years - guarantees long-term storage of calibrated settings without refresh |
Pinout & Package
Package: 24-lead SOIC (300 mil), Pb-free, RoHS compliant, M24.3 outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Supply voltage input | Power rail for internal logic and resistor array bias; must be ≥ VH/VL/VW |
| VSS | Ground reference | Common return path for all analog and digital circuitry |
| CS | Chip select | Active-low enable for SPI communication; high-impedance SO when deasserted |
| SCK | Serial clock input | Drives timing for SI sampling (rising edge) and SO output (falling edge) |
| SI | Serial data input | Accepts instruction, address, and data bytes; supports tri-state sharing with SO |
| SO | Serial data output | Push-pull output for read responses; compatible with shared bus topology |
| WP | Hardware write protect | Low state blocks nonvolatile writes to DR0–DR3 and WCR restore on power-up |
| HOLD | Serial interface hold | Pauses ongoing SPI transfer without resetting sequence; requires SCK low during transition |
| A0, A1 | Device address inputs | Set LSBs of 8-bit slave address; support up to 4 devices on same SPI bus |
| VH0–VH3 / VL0–VL3 | Potentiometer high/low terminals | Analog endpoints of each 64-segment resistor array; function as RH/RL in variable resistor mode |
| VW0–VW3 | Wiper outputs | Switch-selected tap point; voltage follows position set by WCR; drives external loads directly |
| NC | No connection | Pins 13 and 24 are unconnected; must remain floating or tied to VSS per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad 64-tap XDCP arrays | Four independent digitally adjustable resistors in single SOIC-24 package-reduces board space vs. discrete pots or multiple ICs |
| Nonvolatile wiper position storage | Power-up automatically loads DR0 into WCR-ensures repeatable startup behavior without host reinitialization |
| Four 6-bit nonvolatile data registers per pot | Enables storage of multiple calibration points or system parameters per channel-supports field updates without firmware changes |
| SPI interface with HOLD and WP | HOLD allows dynamic pause/resume of SPI sequences; WP prevents accidental overwrites during system operation |
| 100-year data retention | Guarantees integrity of stored calibration values across product lifetime-critical for medical, industrial, and infrastructure equipment |
Applications
| Programmable Power Supply Trim | Sensor Signal Conditioning |
|---|---|
Use Scenario: Adjusting feedback resistors in DC-DC converter voltage regulation loops to maintain accuracy across temperature and aging. IC Role / Device Role / Timing Role: X9401WS24I-2.7 acts as digitally programmable voltage divider in feedback network, replacing mechanical trimpots. Use Value: Enables factory calibration and field recalibration without hardware change; 1.6% resolution supports ±1% output tolerance. | Use Scenario: Scaling and offset adjustment of bridge sensor outputs (e.g., load cells, RTDs) before ADC input. IC Role / Device Role / Timing Role: X9401WS24I-2.7 serves as precision gain/offset resistor in instrumentation amplifier configuration. Use Value: Eliminates manual calibration labor; nonvolatile registers retain sensor-specific coefficients after power cycle. |
| Audio Channel Balance Control | Industrial DAC Output Calibration |
Use Scenario: Independent left/right channel attenuation in professional audio mixing consoles or broadcast gear. IC Role / Device Role / Timing Role: X9401WS24I-2.7 operates as two-terminal variable resistor in attenuator leg of dual op-amp circuit. Use Value: SPI control enables synchronized stereo adjustment; 64-step resolution provides smooth volume transitions. | Use Scenario: Compensating for offset/gain errors in 12-bit+ DAC output stages used in PLC analog outputs. IC Role / Device Role / Timing Role: X9401WS24I-2.7 functions as precision trim resistor in summing junction or reference buffer feedback path. Use Value: Four independent pots allow simultaneous calibration of multiple DAC channels; 10 kΩ RTOTAL matches common DAC design practices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10 kΩ, SPI interface, but only 256-tap resolution (8-bit); no hardware WP pin; 3 V to 5.5 V supply | Higher resolution suitable for fine-grained tuning; lacks dedicated write protection-requires software lockout | Select AD5204BRUZ10 when higher resolution is required and WP functionality is managed in firmware. |
| MCP42010-I/P | Dual 10 kΩ, SPI interface, 256-tap, 2.7 V to 5.5 V; includes shutdown mode; no HOLD pin; PDIP-14 package | Fewer channels and different package; shutdown reduces standby current to 1 µA vs. 3 µA | Choose MCP42010-I/P for cost-sensitive dual-channel designs where SOIC-24 footprint is not required. |
Compared with X9401WS24I-2.7, AD5204BRUZ10 offers finer 256-step control but omits hardware write protection, while MCP42010-I/P provides lower standby current and shutdown capability but supports only two pots in a smaller package-making X9401WS24I-2.7 optimal for industrial systems needing four independent, robustly protected, field-calibratable resistors.
Availability
X9401WS24I-2.7 is available at Aetrix Electronics and suitable for programmable power supplies, sensor signal conditioning, audio balance control, and industrial DAC calibration requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for X9401WS24I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, now part of Renesas Electronics, with deep expertise in high-reliability industrial and infrastructure applications.
The X9401 product line was designed for digitally programmable analog trimming in systems requiring nonvolatile calibration, multi-channel independence, and robust SPI-based configuration-targeting industrial automation, test equipment, and medical instrumentation.
FAQ
What is the operating voltage range for the X9401WS24I-2.7?
The X9401WS24I-2.7 operates from 2.7 V to 5.5 V, making it compatible with both 3.3 V and 5 V system rails. This range is explicitly defined in the Absolute Maximum Ratings table of the FN8190 datasheet and validated across the full industrial temperature range (–40°C to +85°C). Operation below 2.7 V may result in unreliable SPI communication or incomplete wiper switching.
Does the X9401WS24I-2.7 retain wiper position after power cycling?
Yes-the X9401WS24I-2.7 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR) on power-up. To preserve a specific wiper position across power cycles, that value must first be written to DR0 using a nonvolatile write command. The device guarantees 100-year data retention in DR0, ensuring long-term calibration stability.
How many independent potentiometers does the X9401WS24I-2.7 contain?
The X9401WS24I-2.7 integrates four completely independent digitally controlled potentiometers (XDCPs), each with its own 64-tap resistor array, dedicated WCR, and four nonvolatile data registers (DR0–DR3). All four pots share the same SPI interface but are individually addressable via P1/P0 bits in instruction bytes, enabling simultaneous or selective configuration.
What is the purpose of the HOLD pin on the X9401WS24I-2.7?
The HOLD pin on the X9401WS24I-2.7 allows pausing an active SPI transaction without resetting the command sequence. When brought LOW while SCK is LOW, it suspends communication; bringing it HIGH (with SCK still LOW) resumes from the exact point of interruption. This feature is essential for time-critical systems where host MCU interrupts must be serviced mid-transfer without losing state.
Can the X9401WS24I-2.7 be used as a two-terminal variable resistor?
Yes-the X9401WS24I-2.7 supports both three-terminal potentiometer (VH–VW–VL) and two-terminal variable resistor (e.g., VH–VW or VL–VW) configurations. In two-terminal mode, one end terminal is left unconnected or tied to VW, enabling current-limiting or gain-setting applications. The datasheet confirms this capability in the Description section and Application Circuits on pages 16–17.
X9401WS24I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9401WS24I-2.7 FAQ
1.How can I place an order for X9401WS24I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9401WS24I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9401WS24I-2.7 reliable?
The price and inventory of X9401WS24I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9401WS24I-2.7 is usually 5 days.
3.What payment methods are accepted for X9401WS24I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9401WS24I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9401WS24I-2.7?
X9401WS24I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9401WS24I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9401WS24I-2.7?
For technical support, including X9401WS24I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9401WS24I-2.7 requirements.
6.How does Aetrix verify that X9401WS24I-2.7 is sourced from the original manufacturer or authorized distributors?
All X9401WS24I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9401WS24I-2.7 meets industry standards.
7.What is the process for return or replacement of X9401WS24I-2.7?
All X9401WS24I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9401WS24I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9401WS24I-2.7 part is unused and in its original packaging.
Return procedure for X9401WS24I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9401WS24I-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

