Renesas X9401WS24IZ-2.7T1
- Part No.:
- X9401WS24IZ-2.7T1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9401WS24IZ-2.7T1.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,185
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9401WS24IZ-2.7T1 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 64-tap resistor arrays per channel, SPI serial interface, 10 kΩ end-to-end resistance, 2.7 V to 5.5 V supply range, and nonvolatile wiper position storage-used for precision analog trimming in programmable power supplies and sensor calibration circuits.
For engineers reviewing the X9401WS24IZ-2.7T1 datasheet, X9401WS24IZ-2.7T1 pinout, X9401WS24IZ-2.7T1 application, or X9401WS24IZ-2.7T1 equivalent, key selection criteria include SPI-compatible 24-pin SOIC packaging, 150 Ω typical wiper resistance, <3 µA standby current, 100-year data retention, and hardware write protection via WP pin.
Technical Context
The X9401WS24IZ-2.7T1 implements four independent 64-element CMOS resistor arrays, each controlled by a volatile 6-bit Wiper Counter Register (WCR) and backed by four 6-bit nonvolatile Data Registers (DR0–DR3). Wiper position is updated via SPI commands including Write/Read WCR, XFR between DR and WCR, and real-time Increment/Decrement mode.
It supports standard SPI timing at up to 2 MHz, uses A0/A1 pins for slave addressing (up to 4 devices on bus), and features HOLD pin for pausing serial transfers without resetting state. Hardware write protection (WP) disables nonvolatile writes when pulled low, and power-up automatically loads DR0 into each WCR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4 independent digitally controlled potentiometers |
| Resolution | 64 taps per pot (6-bit wiper control) |
| RTOTAL | 10 kΩ ±20% - defines full-scale resistance range for voltage divider or variable resistor use |
| Wiper Resistance | 150 Ω typical - impacts signal integrity and loading in high-impedance feedback paths |
| VCC Range | 2.7 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers |
| Standby Current | <3 µA total - supports ultra-low-power battery-operated calibration systems |
| Data Retention | 100 years - ensures long-term wiper setting persistence without refresh |
Pinout & Package
Package: 24-lead SOIC (300 mil), Pb-free, RoHS-compliant (PKG Drawing M24.3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Positive supply rail | Must be ≥ VH/VL/VW; powers internal logic and resistor array biasing |
| VSS (Pin 12) | Ground reference | Common return for digital interface and analog terminals |
| CS (Pin 5) | Chip select input | Active-low enable; must transition HIGH→LOW before any SPI operation |
| SCK (Pin 17) | Serial clock input | Drives all SPI timing; rising edge latches SI, falling edge clocks SO |
| SI (Pin 7) | Serial data input | Accepts ID byte, instruction, and data; supports shared SO/SI bus via tri-state |
| SO (Pin 19) | Serial data output | Push-pull output; driven only when CS is LOW and device is selected |
| WP (Pin 6) | Hardware write protect | LOW disables nonvolatile writes to DR registers-prevents accidental configuration loss |
| HOLD (Pin 18) | Serial communication pause | Allows temporary suspension of SPI transfer without losing command context |
| A0, A1 (Pins 20, 8) | Device address inputs | Set LSBs of 8-bit slave address; support up to 4 devices on same SPI bus |
| VH0–VH3 / VL0–VL3 (Pins 3,10,15,22 / 2,9,16,23) | Potentiometer high/low terminals | Equivalent to mechanical pot ends; define voltage range across each 10 kΩ array |
| VW0–VW3 (Pins 4,11,14,21) | Wiper outputs | Provide analog output at selected tap point; max ±6 mA wiper current rating |
Key Features
| Feature | Design Value |
|---|---|
| Quad 64-tap XDCP architecture | Enables simultaneous trimming of four analog paths (e.g., multi-channel sensor gain/offset) |
| Four nonvolatile data registers per pot | Stores up to four distinct wiper settings per channel-supports factory calibration, user presets, and fail-safe defaults |
| SPI interface with HOLD and WP pins | Allows robust, interruptible communication and prevents unintended nonvolatile writes during firmware updates |
| 16 bytes of EEPROM memory | Provides dedicated nonvolatile storage beyond wiper registers-usable for system parameters or user preferences |
| 100-year data retention | Eliminates need for periodic refresh or backup power in long-life industrial equipment |
Applications
| Programmable Power Supply Calibration | Sensor Signal Conditioning |
|---|---|
Use Scenario: Adjusting feedback resistors in adjustable DC-DC converters to maintain precise output voltage across temperature and load variations. IC Role / Device Role / Timing Role: Acts as digitally reconfigurable two-terminal variable resistor in voltage-divider feedback network of regulator ICs like LM317 or TLV755P. Use Value: Enables remote recalibration without hardware change; 10 kΩ tolerance and 150 Ω wiper resistance minimize drift-induced error in closed-loop regulation. | Use Scenario: Compensating offset and gain errors in bridge-based pressure or temperature sensors prior to ADC digitization. IC Role / Device Role / Timing Role: Functions as three-terminal potentiometer in instrumentation amplifier bias networks (e.g., AD620) or RTD linearization circuits. Use Value: Nonvolatile DR0 recall at power-up ensures consistent sensor zero-point; 64-step resolution supports ≤1.6% adjustment granularity over full scale. |
| Audio Level Control | Industrial DAC Output Scaling |
Use Scenario: Replacing mechanical pots in professional audio mixers for channel fader and master volume control with recallable settings. IC Role / Device Role / Timing Role: Used as voltage divider between line-level source and op-amp input; wiper position sets attenuation ratio. Use Value: SPI interface allows MCU-based scene recall; low 150 Ω wiper resistance prevents tone coloration in high-impedance audio paths. | Use Scenario: Scaling full-scale output of 12-bit DACs (e.g., DAC8560) to match varying actuator input ranges (e.g., 0–5 V, 0–10 V, ±10 V). IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor in DAC output buffer gain-setting network. Use Value: 100-year data retention preserves calibrated scaling factors across equipment lifecycle; 2.7 V operation supports low-voltage embedded controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10 kΩ pot, SPI interface, but no hardware WP pin; 50 kΩ wiper resistance; 20-year data retention | Lacks dedicated write protection; higher wiper resistance limits use in low-noise, high-Z circuits | Choose when WP functionality is unnecessary and cost is primary constraint |
| MCP42050-I/P | Quad 50 kΩ pot, SPI interface, 100-year retention, but requires external 5 V supply for nonvolatile writes; no HOLD pin | Needs charge pump voltage for EEPROM writes; no pause capability complicates multi-device bus arbitration | Prefer when higher resistance range suits application and system can accommodate external HV generation |
Compared with AD5204BRUZ10 and MCP42050-I/P, the X9401WS24IZ-2.7T1 uniquely combines hardware write protection, low 150 Ω wiper resistance, and HOLD functionality in a single 2.7–5.5 V supply device-making it optimal for noise-sensitive, field-upgradable industrial analog systems requiring guaranteed configuration integrity.
Availability
X9401WS24IZ-2.7T1 is available at Aetrix Electronics and suitable for programmable power supplies, sensor calibration modules, audio level controls, and industrial DAC scaling applications requiring stable component supply and long-term configuration retention.
Supply support for X9401WS24IZ-2.7T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, now part of Renesas Electronics, with deep expertise in configurable mixed-signal ICs for industrial and infrastructure markets.
The X9401 product line was designed for digitally reconfigurable analog signal conditioning-targeting applications where mechanical potentiometers lack reliability, repeatability, or remote programmability.
FAQ
What is the minimum operating voltage for the X9401WS24IZ-2.7T1?
The X9401WS24IZ-2.7T1 operates from 2.7 V to 5.5 V. Its "-2.7" suffix explicitly denotes this extended low-voltage capability, enabling direct compatibility with 3.3 V systems without level-shifting. Below 2.7 V, SPI communication may become unreliable and wiper positioning may not be retained across power cycles. The X9401WS24IZ-2.7T1 maintains full functionality-including nonvolatile register writes and 64-tap resolution-at 2.7 V nominal supply.
Does the X9401WS24IZ-2.7T1 support true 4-wire potentiometer configurations?
No, the X9401WS24IZ-2.7T1 does not support true 4-wire (Kelvin) sensing. Each potentiometer has three dedicated terminals-VH, VL, and VW-and internally connects the resistor array between VH and VL, with switches routing one of 64 taps to VW. While VH/VL serve as force-sense points, there is no separate sense path for wiper voltage; measurement accuracy depends on 150 Ω typical wiper resistance and layout parasitics. For precision 4-wire applications, external op-amp buffering is required.
How does the HOLD pin function during an active SPI transaction on the X9401WS24IZ-2.7T1?
The HOLD pin on the X9401WS24IZ-2.7T1 pauses an ongoing SPI transaction without resetting internal state. To initiate hold, HOLD must be driven LOW while SCK is LOW; the device freezes the current instruction and data pointer. To resume, HOLD is returned HIGH (again while SCK is LOW), and the next SCK edge continues from the exact point of interruption. This enables multi-master arbitration or MCU interrupt servicing without losing command context-unlike CS deassertion, which aborts the sequence.
Can the X9401WS24IZ-2.7T1 be used as a standalone 16-byte EEPROM?
Yes-the X9401WS24IZ-2.7T1 provides 16 bytes of nonvolatile memory accessible via its four 6-bit Data Registers (DR0–DR3), with two bits unused per register. These registers support full read/write cycles independent of wiper position. However, write endurance is rated at 100,000 cycles per bit, and each write takes up to 10 ms. It is suitable for infrequently updated system parameters or calibration coefficients-but not for high-frequency logging. All 16 bytes retain data for 100 years at +85°C.
What happens to wiper positions after power cycling the X9401WS24IZ-2.7T1?
Upon power-up, the X9401WS24IZ-2.7T1 automatically loads the contents of Data Register 0 (DR0) into each channel's volatile Wiper Counter Register (WCR), restoring the last-saved wiper position. Since WCR itself is volatile, wiper state is lost during power-down unless explicitly stored to DR0 beforehand. To ensure repeatable startup behavior, firmware must execute "XFR DR0 to WCR" or write desired values to DR0 during initialization or before shutdown. DR0 retains its value for 100 years without power.
X9401WS24IZ-2.7T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9401WS24IZ-2.7T1 FAQ
1.How can I place an order for X9401WS24IZ-2.7T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9401WS24IZ-2.7T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9401WS24IZ-2.7T1 reliable?
The price and inventory of X9401WS24IZ-2.7T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9401WS24IZ-2.7T1 is usually 5 days.
3.What payment methods are accepted for X9401WS24IZ-2.7T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9401WS24IZ-2.7T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9401WS24IZ-2.7T1?
X9401WS24IZ-2.7T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9401WS24IZ-2.7T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9401WS24IZ-2.7T1?
For technical support, including X9401WS24IZ-2.7T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9401WS24IZ-2.7T1 requirements.
6.How does Aetrix verify that X9401WS24IZ-2.7T1 is sourced from the original manufacturer or authorized distributors?
All X9401WS24IZ-2.7T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9401WS24IZ-2.7T1 meets industry standards.
7.What is the process for return or replacement of X9401WS24IZ-2.7T1?
All X9401WS24IZ-2.7T1 units undergo pre-shipment inspection (PSI). If there is an issue with X9401WS24IZ-2.7T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9401WS24IZ-2.7T1 part is unused and in its original packaging.
Return procedure for X9401WS24IZ-2.7T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9401WS24IZ-2.7T1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

