Renesas X9401WV24I-2.7T1
- Part No.:
- X9401WV24I-2.7T1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9401WV24I-2.7T1.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,896
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9401WV24I-2.7T1 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 64-tap resolution per channel, 10 kΩ end-to-end resistance, SPI serial interface, and 2.7 V to 5.5 V supply operation. It functions as four independent three-terminal potentiometers or two-terminal variable resistors in analog signal conditioning circuits requiring precise, nonvolatile wiper position storage.
For engineers reviewing the X9401WV24I-2.7T1 datasheet, X9401WV24I-2.7T1 pinout, X9401WV24I-2.7T1 application, or X9401WV24I-2.7T1 equivalent, this device supports industrial-grade voltage regulation, offset adjustment, and programmable gain control with <3 µA standby current, 150 Ω typical wiper resistance, and 100-year data retention in its EEPROM registers.
Technical Context
The X9401WV24I-2.7T1 integrates four monolithic CMOS resistor arrays-each with 63 discrete segments and 64 tap points-controlled by individual volatile Wiper Counter Registers (WCRs) and four nonvolatile Data Registers (DR0–DR3) per pot. Its SPI interface operates at up to 2 MHz with CS/SCK/SI/SO/HOLD/ WP pins enabling daisy-chain configuration of up to four devices via A0/A1 address inputs.
Each potentiometer supports three operational modes: direct WCR write/read, transfer between DR and WCR (including global transfers), and real-time increment/decrement via SCK-triggered SI logic. Hardware write protection (WP) disables nonvolatile writes, while HOLD allows pausing active SPI sequences without reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Number of Pots | 4 independent digitally controlled potentiometers on single die |
| End-to-End Resistance | 10 kΩ ±20% - sets full-scale analog range for voltage divider or current-limiting applications |
| Resolution | 64 taps (6-bit WCR) - provides ~1.56% step resolution per potentiometer |
| VCC Range | 2.7 V to 5.5 V - enables compatibility with 3.3 V and 5 V logic systems without level shifting |
| Standby Current | <3 µA total package - minimizes power draw in battery-backed or always-on analog subsystems |
| Wiper Resistance | 150 Ω typical - limits error contribution in low-impedance feedback paths |
| Data Retention | 100 years - ensures long-term calibration stability without periodic refresh |
Pinout & Package
Package: 24-lead TSSOP (4.4 mm wide), RoHS-compliant, Pb-free (MDP0044 drawing). Pin assignments match the X9401WV24IZ-2.7 variant per datasheet FN8190 Rev 5.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Positive supply rail | Must be ≥ VH/VL/VW; powers internal logic and resistor array bias |
| VSS (Pin 12) | Ground reference | Common return for all analog and digital circuitry |
| CS (Pin 5) | Chip select input | Active-low enable; must transition HIGH→LOW before any SPI operation |
| SCK (Pin 17) | SPI clock input | Drives all serial data timing; rising edge latches SI, falling edge clocks SO |
| SI (Pin 7) | SPI data input | Accepts ID byte, instruction byte, and data bytes; used for increment/decrement control |
| SO (Pin 19) | SPI data output | Three-state push-pull output; can be tied to SI for single-wire bus reduction |
| WP (Pin 6) | Hardware write protect | LOW disables nonvolatile writes to DRs and WCR load-from-DR operations |
| HOLD (Pin 18) | Serial interface pause | Pauses ongoing SPI transaction when asserted LOW during SCK LOW phase |
| A0, A1 (Pins 20, 8) | Device address inputs | Set LSBs of 8-bit slave address; allow up to 4 devices on shared SPI bus |
| VH0–VH3 / VL0–VL3 (Pins 3,10,15,22 / 2,9,16,23) | Potentiometer high/low terminals | Equivalent to mechanical pot ends; define voltage range across each 10 kΩ array |
| VW0–VW3 / RW0–RW3 (Pins 4,11,14,21) | Wiper outputs | Switch-selected tap point; output impedance dominated by 150 Ω wiper resistance |
Key Features
| Feature | Design Value |
|---|---|
| Quad 64-tap XDCP architecture | Four independent 10 kΩ resistor arrays with simultaneous SPI control and nonvolatile storage |
| Nonvolatile wiper position storage | Power-up automatically loads DR0 into WCR - preserves last-set analog tuning state |
| 16-byte EEPROM memory | Four 6-bit DRs per pot (24 bits × 4 = 96 bits) usable for system calibration or user preferences |
| SPI-compatible serial interface | Supports standard 3-wire mode (CS/SCK/SI/SO); HOLD and WP add robustness in noisy environments |
| Low-power operation | 2.7 V minimum VCC, <3 µA standby, <700 µA active - suitable for energy-constrained embedded systems |
Applications
| Audio Signal Level Control | Voltage Regulator Feedback Tuning |
|---|---|
|
Use Scenario: Programmable volume/gain control in line-level audio preamplifiers or DAC output stages. IC Role / Device Role / Timing Role: Acts as digitally adjustable voltage divider between signal path and op-amp input. Use Value: Enables remote or microcontroller-based calibration without mechanical trimmers; 64-step resolution avoids audible stepping artifacts. |
Use Scenario: Fine-tuning output voltage of adjustable LDOs or switching regulators (e.g., LM317). IC Role / Device Role / Timing Role: Replaces fixed resistor in feedback network to dynamically set VOUT = 1.25 V × (1 + R2/R1). Use Value: Allows factory programming or field updates of output voltage; nonvolatile DR0 recall ensures consistent startup behavior. |
| Comparator Hysteresis Adjustment | Programmable Gain Amplifier Configuration |
|
Use Scenario: Setting upper/lower trip thresholds in window comparators for sensor over-range detection. IC Role / Device Role / Timing Role: Configures resistor dividers that feed back to comparator inputs to establish hysteresis band. Use Value: Enables adaptive thresholding based on operating conditions; 10 kΩ RTOTAL matches typical comparator input impedance. |
Use Scenario: Controlling closed-loop gain in instrumentation amplifiers or op-amp-based transimpedance stages. IC Role / Device Role / Timing Role: Digitally selects feedback resistor value in noninverting amplifier topology (G = 1 + RF/RIN). Use Value: Supports multi-range measurement systems; 150 Ω wiper resistance minimizes gain error in high-precision configurations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 2-channel, I²C interface, 10 kΩ, 256-tap resolution, 3 V to 5.5 V | Lacks SPI compatibility and quad-channel integration; requires separate I²C addressing | Select if I²C bus availability and higher resolution outweigh need for four independent pots |
| MCP42010-I/P | Quad, SPI interface, 10 kΩ, 256-tap resolution, 2.7 V to 5.5 V, DIP-14 package | Higher resolution but larger through-hole package; no hardware write protect (WP) pin | Choose for finer analog control where PCB space permits DIP mounting and WP is not required |
Compared with AD5242BRUZ10 and MCP42010-I/P, the X9401WV24I-2.7T1 uniquely delivers quad-channel SPI control with hardware write protection and TSSOP packaging optimized for compact industrial PCB layouts - making it ideal for multi-parameter analog tuning where pin count, nonvolatility, and layout density are critical.
Availability
X9401WV24I-2.7T1 is available at Aetrix Electronics and suitable for industrial voltage regulation, audio signal conditioning, sensor interface calibration, and programmable power supply design requiring stable component supply and long-term parameter retention.
Supply support for X9401WV24I-2.7T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management ICs, now part of Renesas Electronics, with focus on industrial, infrastructure, and high-reliability applications.
The X9401 product line was designed for digitally reconfigurable analog signal paths in embedded systems requiring nonvolatile calibration, low power, and SPI simplicity - targeting instrumentation, power supplies, and sensor front-ends.
FAQ
What is the supply voltage range supported by the X9401WV24I-2.7T1?
The X9401WV24I-2.7T1 operates from 2.7 V to 5.5 V, as specified in the Absolute Maximum Ratings table of FN8190 Rev 5.00. This extended lower limit enables reliable use in 3.3 V systems and battery-powered applications where brownout conditions may occur. The device maintains full functionality-including SPI communication, wiper positioning, and nonvolatile register access-across this entire range.
Does the X9401WV24I-2.7T1 retain wiper settings after power cycling?
Yes, the X9401WV24I-2.7T1 retains wiper position across power cycles by loading the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR) at power-up. To preserve a specific setting, users must explicitly store it into DR0 using a Write Data Register command. DR0 is nonvolatile and guarantees 100-year data retention per the datasheet.
How many devices can share the same SPI bus with the X9401WV24I-2.7T1?
Up to four X9401WV24I-2.7T1 devices can share one SPI bus using the A0 and A1 address pins to configure unique 2-bit slave addresses. Each device compares incoming address bits against its physical A0/A1 state; only the matching unit responds to commands. This eliminates external decoding logic and simplifies multi-potentiometer system design.
What is the purpose of the HOLD pin on the X9401WV24I-2.7T1?
The HOLD pin on the X9401WV24I-2.7T1 pauses an ongoing SPI transaction without resetting the internal command state. When asserted LOW during an SCK LOW phase, it freezes data transfer; returning HOLD HIGH (while SCK remains LOW) resumes communication from the exact point of interruption. This feature prevents bus contention in multi-master systems or during host interrupt servicing.
Can the X9401WV24I-2.7T1 be used as a two-terminal variable resistor?
Yes, the X9401WV24I-2.7T1 supports two-terminal operation by connecting either VH or VL to VW (wiper), effectively using only one end of the resistor array and the wiper as the variable terminal. This configuration implements a digitally adjustable rheostat with 64 discrete resistance values ranging from near-zero to 10 kΩ, suitable for current limiting or bias adjustment where three-terminal division is unnecessary.
X9401WV24I-2.7T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9401WV24I-2.7T1 FAQ
1.How can I place an order for X9401WV24I-2.7T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9401WV24I-2.7T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9401WV24I-2.7T1 reliable?
The price and inventory of X9401WV24I-2.7T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9401WV24I-2.7T1 is usually 5 days.
3.What payment methods are accepted for X9401WV24I-2.7T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9401WV24I-2.7T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9401WV24I-2.7T1?
X9401WV24I-2.7T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9401WV24I-2.7T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9401WV24I-2.7T1?
For technical support, including X9401WV24I-2.7T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9401WV24I-2.7T1 requirements.
6.How does Aetrix verify that X9401WV24I-2.7T1 is sourced from the original manufacturer or authorized distributors?
All X9401WV24I-2.7T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9401WV24I-2.7T1 meets industry standards.
7.What is the process for return or replacement of X9401WV24I-2.7T1?
All X9401WV24I-2.7T1 units undergo pre-shipment inspection (PSI). If there is an issue with X9401WV24I-2.7T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9401WV24I-2.7T1 part is unused and in its original packaging.
Return procedure for X9401WV24I-2.7T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9401WV24I-2.7T1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

