Renesas X9401WV24IZ
- Part No.:
- X9401WV24IZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9401WV24IZ.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9401WV24IZ from Intersil is a quad-channel, 64-tap digitally controlled potentiometer (XDCP™) with SPI interface, 10 kΩ end-to-end resistance, 150 Ω typical wiper resistance, and nonvolatile data registers for wiper position storage. It operates from 2.7 V to 5 V and supports industrial temperature range (–40°C to +85°C) in a 24-lead TSSOP package, used for precision analog trimming in power supply feedback loops, sensor calibration, and programmable gain amplifiers.
For engineers reviewing the X9401WV24IZ datasheet, X9401WV24IZ pinout, X9401WV24IZ application, or X9401WV24IZ equivalent, key selection criteria include SPI-compatible 24-pin TSSOP packaging, 64-step resolution per pot, volatile wiper counter with four nonvolatile data registers per channel, hardware write protection (WP), and hold functionality for serial bus arbitration.
Technical Context
The X9401WV24IZ implements four independent resistor arrays-each with 63 discrete segments and 64 tap points-controlled by six-bit Wiper Counter Registers (WCRs). Each WCR drives CMOS switches selecting a single wiper connection point, enabling precise voltage division or variable resistance operation.
It uses standard SPI protocol (CS, SCK, SI, SO) with device addressing via A0/A1 pins, supports global and per-pot register transfers, and includes hardware write protection (WP) and HOLD for multi-device bus management. Nonvolatile writes require CS high-to-low transition and complete within 10 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4 independent digitally controlled potentiometers |
| Resolution | 64 taps per pot (6-bit wiper control) |
| End-to-end resistance | 10 kΩ ±20% - sets full-scale analog range and current limits |
| Wiper resistance | 150 Ω typical - contributes minimal series error in voltage divider configurations |
| VCC operating range | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic/system rails |
| Nonvolatile storage | Four 6-bit data registers per pot (16 bytes EEPROM) - retains settings across power cycles |
| Interface | SPI (CS, SCK, SI, SO) with A0/A1 addressing - enables up to 4 devices on shared bus |
| Temp range | –40°C to +85°C - qualified for industrial ambient environments |
Pinout & Package
Package: 24-lead TSSOP (4.4 mm wide), RoHS-compliant, Pb-free (MDP0044 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 5) | Chip Select | Active-low enable for SPI communication; high-impedance SO when deasserted |
| SCK (Pin 17) | Serial Clock | Input clock for synchronous data transfer; rising edge latches SI, falling edge clocks SO |
| SI (Pin 7) | Serial Input | Host-to-device data path for instructions, addresses, and register values |
| SO (Pin 19) | Serial Output | Device-to-host data path for read operations; three-state output |
| A0, A1 (Pins 20, 8) | Device Address | Set LSBs of 8-bit slave address; support up to 4 devices on same SPI bus |
| VH0–VH3 / VL0–VL3 (Pins 3,10,15,22 / 2,9,16,23) | Potentiometer terminals | Fixed end connections per channel - function as RH/RL in 3-terminal pot or R1/R2 in 2-terminal rheostat |
| VW0–VW3 (Pins 4,11,14,21) | Wiper outputs | Variable tap points per array - output voltage scales linearly between VH and VL based on WCR value |
| WP (Pin 6) | Write Protect | Hardware lock for nonvolatile writes; LOW disables DR/WCR-to-DR store operations |
| HOLD (Pin 18) | Serial Bus Hold | Pauses ongoing SPI transaction without resetting state; requires SCK low during assertion |
| VCC (Pin 1), VSS (Pin 12) | Power supply | Single 2.7–5.5 V rail; no separate analog/digital supplies required |
| NC (Pins 13, 24) | No Connection | Unbonded pins; must be left floating or tied to VSS per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad 64-tap XDCP architecture | Four independent 10 kΩ resistor arrays with 150 Ω wiper resistance - enables simultaneous multi-loop trimming |
| Nonvolatile wiper position storage | Each pot has four 6-bit nonvolatile data registers (R0–R3); R0 auto-loads to WCR at power-up - ensures repeatable startup behavior |
| SPI interface with hardware controls | Full-duplex SPI with dedicated WP and HOLD pins - eliminates need for software-level bus arbitration or register locking |
| Low-power operation | Standby current < 3 µA total; active current ≤ 700 µA - suitable for battery-backed or energy-sensitive systems |
| Industrial-grade reliability | 100-year data retention; 100,000 write cycles per register; ±300 ppm/°C RTOTAL tempco - meets long-life embedded requirements |
| Flexible configuration modes | Supports 3-terminal potentiometer, 2-terminal variable resistor, and programmable gain/attenuation topologies - reduces BOM count vs. discrete solutions |
Applications
| Power Supply Feedback Trimming | Sensor Signal Conditioning |
|---|---|
|
Use Scenario: Adjusting output voltage of adjustable DC-DC converters (e.g., LM317, TLV62569) via feedback divider network. IC Role / Device Role / Timing Role: Replaces mechanical trimpot in voltage-setting resistor string; wiper position defines VOUT = VREF × (1 + RH/RL). Use Value: Enables remote, factory-programmed, or field-updatable output voltage without hardware change - critical for configurable power modules. |
Use Scenario: Calibrating offset/gain of analog sensor outputs (e.g., thermistor bridges, pressure transducers) before ADC sampling. IC Role / Device Role / Timing Role: Acts as programmable gain stage or zero-adjust resistor in instrumentation amplifier front-end. Use Value: Compensates for sensor unit-to-unit variation and drift over temperature using stored calibration coefficients - improves measurement accuracy to ±0.5% FS. |
| Programmable Audio Attenuation | Comparator Hysteresis Control |
|
Use Scenario: Setting volume level or signal attenuation in line-level audio paths (e.g., DAC output to headphone amp). IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor between source and load; adjusts signal amplitude without loading source impedance. Use Value: Provides 64-step monotonic attenuation with <1.6% resolution error - avoids zipper noise and supports digital volume control firmware. |
Use Scenario: Defining upper/lower thresholds in window comparators for overvoltage/undervoltage detection circuits. IC Role / Device Role / Timing Role: Sets hysteresis band width by adjusting feedback resistor ratio in Schmitt trigger configuration. Use Value: Allows dynamic adjustment of noise immunity margin (e.g., 100 mV to 500 mV) via MCU command - prevents false triggering in noisy industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10 kΩ, I²C interface, 24-lead TSSOP, 3 V to 5.5 V, but no HOLD pin and only one nonvolatile register per pot | Lacks hardware HOLD and per-pot multiple register storage - less robust for multi-device SPI systems requiring pause capability | Choose when I²C bus availability simplifies host interface and single-register persistence suffices |
| MCP42050-I/SL | Quad 50 kΩ, SPI interface, 14-lead SOIC, 2.7 V to 5.5 V, no hardware WP, volatile-only wiper storage | Higher RTOTAL, smaller package, no nonvolatile memory - requires external MCU storage for power-up state recovery | Choose when board space is constrained and system firmware handles wiper state persistence |
Compared with AD5204BRUZ10 and MCP42050-I/SL, the X9401WV24IZ uniquely combines SPI compatibility, hardware HOLD/HP, four nonvolatile registers per pot, and 10 kΩ resistance in a 24-lead TSSOP - making it optimal for industrial systems requiring deterministic bus control and guaranteed power-on wiper position.
Availability
X9401WV24IZ is available at Aetrix Electronics and suitable for industrial power supply trimming, sensor calibration, programmable audio attenuation, and comparator hysteresis control requiring stable component supply and long-term lifecycle support.
Supply support for X9401WV24IZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management ICs, now part of Renesas Electronics, with focus on industrial, infrastructure, and high-reliability applications.
The X9401 product line delivers digitally programmable analog functions for systems requiring repeatable, nonvolatile, and remotely adjustable resistance - targeting power management, test equipment, and sensor interface designs.
FAQ
What is the power-up behavior of the X9401WV24IZ?
At power-up, the X9401WV24IZ automatically loads the contents of Data Register 0 (R0) into each potentiometer's volatile Wiper Counter Register (WCR), establishing the initial wiper position. This behavior ensures deterministic startup without requiring host initialization. The X9401WV24IZ does not retain WCR state across power cycles unless explicitly stored to R0, and R0 itself is nonvolatile with 100-year data retention.
Does the X9401WV24IZ support true 3-wire SPI mode?
Yes, the X9401WV24IZ supports 3-wire SPI operation: SI and SO can be connected together because SO is three-state and SI is input-only. During reads, SO drives the shared line; during writes, SI receives while SO is high-impedance. This reduces host pin count without sacrificing full-duplex capability, and is explicitly validated in the FN8190 datasheet Section "Serial Interface".
How does hardware write protection (WP) affect nonvolatile operations on the X9401WV24IZ?
When the WP pin is held LOW, the X9401WV24IZ blocks all nonvolatile write operations-including storing wiper positions to Data Registers (R0–R3) and executing XFR commands that write to nonvolatile memory. Volatile WCR updates remain functional. This hardware lock prevents accidental register corruption during system debug or field updates, and WP status is independent of CS or HOLD state.
Can the X9401WV24IZ be used as a 2-terminal variable resistor?
Yes, the X9401WV24IZ supports two-terminal rheostat configuration: connect either VH or VL to the wiper (VW), leaving the other terminal unconnected or grounded. In this mode, resistance varies from near-zero (WCR = 0x00 or 0x3F) to 10 kΩ (full array), with wiper resistance (150 Ω typical) contributing minimally to total on-resistance - verified in Analog Specifications Table on page 11 of FN8190 Rev 5.00.
What is the maximum SPI clock frequency supported by the X9401WV24IZ?
The X9401WV24IZ supports SPI clock frequencies up to 2.0 MHz, as specified in the AC Timing table (page 13 of FN8190 Rev 5.00). At this rate, instruction execution time remains consistent: read/write WCR operations complete within 10 µs, and nonvolatile store cycles (tWR) take 5–10 ms. Timing margins comply with tSU, tH, tWH, and tWL requirements across the full industrial temperature range.
X9401WV24IZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9401WV24IZ FAQ
1.How can I place an order for X9401WV24IZ through Aetrix?
Please submit a Request for Quotation (RFQ) for X9401WV24IZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9401WV24IZ reliable?
The price and inventory of X9401WV24IZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9401WV24IZ is usually 5 days.
3.What payment methods are accepted for X9401WV24IZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9401WV24IZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9401WV24IZ?
X9401WV24IZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9401WV24IZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9401WV24IZ?
For technical support, including X9401WV24IZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9401WV24IZ requirements.
6.How does Aetrix verify that X9401WV24IZ is sourced from the original manufacturer or authorized distributors?
All X9401WV24IZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9401WV24IZ meets industry standards.
7.What is the process for return or replacement of X9401WV24IZ?
All X9401WV24IZ units undergo pre-shipment inspection (PSI). If there is an issue with X9401WV24IZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9401WV24IZ part is unused and in its original packaging.
Return procedure for X9401WV24IZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9401WV24IZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

