Renesas X9401WV24ZT1
- Part No.:
- X9401WV24ZT1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9401WV24ZT1.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9401WV24ZT1 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 64-tap resistor arrays per channel, SPI interface, nonvolatile data registers, and 10 kΩ end-to-end resistance. It operates from 2.7 V to 5 V, draws <3 µA in standby, and is used for precision analog trimming, gain/offset adjustment, and programmable biasing in industrial sensor interfaces and power supply feedback loops.
For engineers reviewing the X9401WV24ZT1 datasheet, X9401WV24ZT1 pinout, X9401WV24ZT1 application, or X9401WV24ZT1 equivalent, key selection criteria include SPI-compatible 24-pin TSSOP packaging, 150 Ω typical wiper resistance, 100-year data retention, four independent nonvolatile data registers per pot, and hardware write protection via WP pin.
Technical Context
The X9401WV24ZT1 implements four independent 63-segment CMOS resistor arrays, each controlled by a volatile 6-bit Wiper Counter Register (WCR) decoded to select one of 64 tap points. Each array supports three-terminal potentiometer or two-terminal variable resistor configurations with VH/RH, VL/RL, and VW/RW terminals.
It uses standard SPI protocol with CS, SCK, SI, and SO pins, supports device addressing via A0/A1 (up to 4 devices on bus), and includes HOLD for serial communication pause. Nonvolatile writes to data registers require CS high-to-low transition and complete within 10 ms, with WIP bit monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 10 kΩ ±20% - defines full-scale resistance range for voltage division or current limiting |
| Wiper Resistance | 150 Ω typical - limits insertion error and signal degradation at wiper output |
| Supply Voltage | 2.7 V to 5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifting |
| Standby Current | <3 µA total package - supports ultra-low-power battery-operated systems |
| Resolution | 6-bit (64 taps) - provides ~1.56% step resolution for fine analog control |
| Data Retention | 100 years - ensures long-term calibration stability without refresh cycles |
| Endurance | 100,000 write cycles per register - supports frequent recalibration in field-deployed equipment |
Pinout & Package
Package: 24-lead TSSOP (4.4 mm wide), RoHS-compliant, Pb-free (MDP0044 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply rail | Must be ≥ VH/VL/VW; powers internal logic and resistor arrays |
| VSS | Ground reference | Common return for all analog and digital circuitry |
| CS | Chip select input | Active-low enable; required HIGH→LOW transition before any operation |
| SCK | SPI clock input | Drives all serial data transfers; rising edge latches SI, falling edge clocks SO |
| SI | SPI data input | Accepts ID byte, instruction byte, and data; supports shared SO/SI bus |
| SO | SPI data output | Push-pull output; tri-states when CS is HIGH |
| HOLD | Serial interface pause | Allows pausing ongoing SPI transfer without resetting sequence (requires SCK LOW) |
| WP | Hardware write protect | LOW disables nonvolatile writes to data registers; prevents accidental calibration loss |
| A0, A1 | Device address inputs | Set LSBs of slave address; support up to 4 devices on same SPI bus |
| VH0–VH3 / RH0–RH3 | Potentiometer high-side terminals | Equivalent to mechanical pot's "top" terminal; connect to VCC or signal source |
| VL0–VL3 / RL0–RL3 | Potentiometer low-side terminals | Equivalent to mechanical pot's "bottom" terminal; connect to VSS or reference |
| VW0–VW3 / RW0–RW3 | Wiper outputs | 64-position programmable tap points; drive op-amp inputs, ADC references, or bias nodes |
| NC | No connection | Pins 13 and 24 (TSSOP); must remain unconnected per MDP0044 drawing |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent 64-tap XDCP arrays | Enables simultaneous gain, offset, threshold, and filter tuning in single IC-reduces board space vs. discrete pots |
| Four nonvolatile data registers per pot | Stores multiple calibration sets per channel (e.g., temperature-compensated values) without external EEPROM |
| SPI interface with HOLD and WP | Supports robust multi-device bus operation and prevents unintended writes during firmware updates or brownouts |
| 16 bytes of EEPROM memory | Provides dedicated nonvolatile storage for system parameters, user preferences, or factory trim data |
| 100-year data retention | Eliminates need for periodic recalibration in infrastructure or medical equipment with >10-year service life |
Applications
| Industrial Sensor Signal Conditioning | Programmable Power Supply Feedback |
|---|---|
Use Scenario: Calibrating offset and gain of 4–20 mA transmitter circuits across temperature ranges. IC Role / Device Role / Timing Role: Quad XDCP acts as four independent trimming elements for zero/span adjustment and linearization coefficients. Use Value: Replaces mechanical trimpots with field-updatable settings stored in nonvolatile registers, enabling automated calibration and drift compensation. | Use Scenario: Adjusting output voltage of isolated DC-DC converters using optocoupler feedback networks. IC Role / Device Role / Timing Role: Configures resistor divider ratio in feedback path to set precise output voltage under microcontroller control. Use Value: Enables dynamic voltage scaling and remote reconfiguration without hardware changes or manual intervention. |
| Audio Channel Balance Control | Medical Instrument Offset Nulling |
Use Scenario: Implementing digital volume/balance control in multi-channel audio amplifiers or mixer ICs. IC Role / Device Role / Timing Role: Two-terminal variable resistor configuration sets gain in dual op-amp inverting stages per channel. Use Value: Provides monotonic, glitch-free attenuation with no mechanical wear-critical for studio-grade audio longevity. | Use Scenario: Nulling input offset voltage in precision ECG front-end instrumentation amplifiers. IC Role / Device Role / Timing Role: Three-terminal potentiometer injects correction current into amplifier bias node during factory calibration. Use Value: Achieves sub-µV offset stability over time and temperature using nonvolatile R0 recall at power-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 256-tap, I²C interface, 10 kΩ RTOTAL, 24-lead TSSOP, but no hardware WP pin | Lacks dedicated write-protect pin; relies on software lock-less robust in noisy industrial environments | Choose when I²C bus integration is preferred and WP functionality is not required for safety-critical calibration. |
| MCP42050-I/SL | Dual 256-tap, SPI interface, 50 kΩ RTOTAL, 14-lead SOIC, no HOLD pin, lower wiper resistance (75 Ω) | Fewer channels and higher RTOTAL limit current-sensing accuracy; smaller package reduces layout flexibility | Choose for cost-sensitive dual-channel designs where 50 kΩ tolerance fits application and HOLD is unnecessary. |
Compared with AD5204BRUZ10 and MCP42050-I/SL, the X9401WV24ZT1 uniquely combines hardware write protection, HOLD functionality, and 100-year data retention in a 24-pin TSSOP-making it optimal for industrial calibration systems requiring tamper-resistant, long-life analog trimming.
Availability
X9401WV24ZT1 is available at Aetrix Electronics and suitable for industrial sensor conditioning, programmable power supplies, audio channel balancing, and medical instrument offset nulling requiring stable component supply and long-term calibration integrity.
Supply support for X9401WV24ZT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management solutions, now part of Renesas Electronics, with focus on industrial, infrastructure, and high-reliability applications.
The X9401 product line was designed for digitally programmable analog trimming in systems requiring nonvolatile calibration storage, SPI compatibility, and robust operation across –40°C to +85°C.
FAQ
What is the operating voltage range for the X9401WV24ZT1?
The X9401WV24ZT1 operates from 2.7 V to 5 V, supporting both 3.3 V and 5 V logic systems without level translation. This range is validated across the full industrial temperature range (–40°C to +85°C), and VCC must always be ≥ VH, VL, and VW to prevent latch-up. The X9401WV24ZT1 datasheet specifies absolute maximum VCC at 5 V ±10%, with no restrictions on power-up sequencing relative to analog pin voltages.
How does the hardware write protect (WP) pin function on the X9401WV24ZT1?
When the WP pin is driven LOW, the X9401WV24ZT1 blocks all nonvolatile writes to its four data registers (DR0–DR3), preventing accidental overwrites of calibrated values during firmware updates or system resets. WP has no effect on volatile WCR operations or SPI read commands. The X9401WV24ZT1 requires WP to be HIGH to execute Write Data Register, XFR, or Global XFR instructions-ensuring intentional calibration changes only.
Can the X9401WV24ZT1 be used as a two-terminal variable resistor?
Yes, the X9401WV24ZT1 supports two-terminal variable resistor mode by connecting either VH or VL to VW (wiper), leaving the other end open. In this configuration, resistance varies from near-zero (wiper at connected terminal) to RTOTAL (wiper at opposite terminal). The X9401WV24ZT1 maintains 150 Ω typical wiper resistance and 1.6% resolution in this mode, making it suitable for current-limiting or programmable load applications.
What is the purpose of the HOLD pin on the X9401WV24ZT1?
The HOLD pin allows pausing an active SPI transaction without aborting or resetting the command sequence. To pause, HOLD must go LOW while SCK is LOW; to resume, HOLD returns HIGH-also while SCK is LOW. This feature preserves state during interrupt servicing or bus arbitration. The X9401WV24ZT1 ignores HOLD if SCK is HIGH, and HOLD should be held HIGH when unused. It is distinct from CS and does not affect power state.
How many nonvolatile data registers does the X9401WV24ZT1 have per potentiometer?
The X9401WV24ZT1 has four nonvolatile 6-bit data registers (DR0–DR3) per potentiometer, totaling 16 registers across its quad architecture. DR0 is automatically loaded into the volatile Wiper Counter Register (WCR) at power-up, enabling repeatable startup states. Each register supports independent read/write and transfer to/from WCR, with internal write cycles completing in ≤10 ms and retaining data for 100 years.
X9401WV24ZT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9401WV24ZT1 FAQ
1.How can I place an order for X9401WV24ZT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9401WV24ZT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9401WV24ZT1 reliable?
The price and inventory of X9401WV24ZT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9401WV24ZT1 is usually 5 days.
3.What payment methods are accepted for X9401WV24ZT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9401WV24ZT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9401WV24ZT1?
X9401WV24ZT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9401WV24ZT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9401WV24ZT1?
For technical support, including X9401WV24ZT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9401WV24ZT1 requirements.
6.How does Aetrix verify that X9401WV24ZT1 is sourced from the original manufacturer or authorized distributors?
All X9401WV24ZT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9401WV24ZT1 meets industry standards.
7.What is the process for return or replacement of X9401WV24ZT1?
All X9401WV24ZT1 units undergo pre-shipment inspection (PSI). If there is an issue with X9401WV24ZT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9401WV24ZT1 part is unused and in its original packaging.
Return procedure for X9401WV24ZT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9401WV24ZT1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

