Renesas X9428WP16I-2.7
- Part No.:
- X9428WP16I-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
X9428WP16I-2.7.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,795
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9428WP16I-2.7 from Intersil is a single-channel digitally controlled potentiometer (XDCP™) with 10kΩ end-to-end resistance, 64-tap resolution, and 2-wire (I²C-compatible) serial interface. It operates from 2.7V to 5.5V on VCC and ±2.7V to ±5.5V on analog supplies (V+/V−), features nonvolatile storage of four wiper positions, and is rated for −40°C to +85°C industrial temperature range in 16-lead SOIC package. It serves as a precision, low-noise, low-power replacement for mechanical potentiometers in calibration and bias control circuits.
For engineers reviewing the X9428WP16I-2.7 datasheet, X9428WP16I-2.7 pinout, X9428WP16I-2.7 application, or X9428WP16I-2.7 equivalent, this page delivers verified specifications, validated pin functions, confirmed industrial-grade operating margins, and real-world use cases for analog signal conditioning, power supply trimming, and embedded system parameter tuning - all derived from Intersil FN8197 Rev 1.00.
Technical Context
The X9428WP16I-2.7 implements a 63-segment resistor array with CMOS-switched wiper controlled by a volatile 6-bit Wiper Counter Register (WCR). Its 2-wire interface supports direct read/write/transfer of wiper position and stores up to four settings across four nonvolatile 6-bit Data Registers (DR0–DR3), with DR0 auto-loaded at power-up.
It supports dual-supply analog operation (V+ = +2.7V to +5.5V, V− = −2.7V to −5.5V), enabling true bipolar signal handling. Hardware write protection (WP pin) disables nonvolatile writes, and standby current remains below 1µA - making it suitable for battery-powered instrumentation requiring long-term setting retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 10kΩ ±20% - defines full-scale voltage division ratio and load interaction in bias networks. |
| Resolution | 64 taps (6-bit) - enables 1.56% step granularity for fine analog adjustment without external DACs. |
| Supply range (VCC) | 2.7V to 5.5V - supports direct integration into 3.3V and 5V microcontroller systems without level-shifting. |
| Analog supply range | V+ = +2.7V to +5.5V; V− = −2.7V to −5.5V - allows rail-to-rail analog signal routing and bipolar op-amp biasing. |
| Nonvolatile endurance | 100,000 data changes per bit - ensures reliable field recalibration over product lifetime. |
| Data retention | 100 years - guarantees wiper settings survive extended shelf life and unpowered deployment. |
| Interface protocol | I²C-compatible 2-wire bus (SCL/SDA) - enables daisy-chaining up to 8 devices using A0/A2/A3 address pins. |
| Temperature range | −40°C to +85°C - qualified for industrial control, automotive under-hood auxiliary modules, and outdoor sensor nodes. |
Pinout & Package
Package: 16-lead SOIC (300 mil), RoHS-compliant, Pb-free plus anneal option available. Pin 1 marked with dot; pin 9 is VSS (system ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | System supply voltage | Provides power to digital interface logic; must be 2.7V–5.5V; decoupling required near pin. |
| VSS | System ground | Reference for digital logic; separate from analog ground plane to minimize noise coupling. |
| SCL | Serial clock input | Master-generated I²C clock; accepts 100–400kHz; rise/fall time ≤300ns per spec. |
| SDA | Serial data bidirectional | Open-drain I²C data line; requires external pull-up (typically 2.2–10kΩ to VCC). |
| A0, A2, A3 | Device address inputs | Set LSBs of 7-bit slave address (0101xxx₂); tied high/low or to VCC/VSS for multi-device addressing. |
| WP | Hardware write protect | Low = disables nonvolatile writes to DR0–DR3; high = enables store operations; critical for field update safety. |
| RH/VH, RL/VL | Potentiometer terminals | Equivalent to mechanical pot ends; support bipolar operation when V+ > 0 and V− < 0. |
| RW/VW | Wiper output | Switched tap point; output impedance ≤250Ω at 3V; drives op-amp inputs or ADC references directly. |
| V+, V− | Analog supply rails | Power resistor array and wiper switches; must satisfy |V+ − V−| ≤ 12V and remain within absolute max ratings. |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise analog performance | −140 dBV noise floor (1 kHz reference) - minimizes added noise in precision sensor front-ends and audio gain stages. |
| Four nonvolatile register storage | DR0–DR3 retain independent wiper positions across power cycles - enables factory trim, user presets, and fail-safe defaults. |
| Increment/decrement mode | Real-time wiper stepping via SCL edge-triggered SDA state - eliminates host CPU polling and enables smooth manual-like adjustment. |
| Bipolar analog capability | V+ and V− independently configurable from ±2.7V to ±5.5V - supports AC-coupled signal paths and dual-supply op-amp circuits. |
| Industrial temperature rating | −40°C to +85°C operation with guaranteed 100-year data retention - validated for harsh-environment deployments without derating. |
| Hardware write protection | WP pin disables EEPROM writes when asserted low - prevents accidental configuration loss during firmware updates or ESD events. |
Applications
| Instrumentation Calibration | Programmable Power Supply Trim |
|---|---|
|
Use Scenario: Precision offset and gain calibration in handheld multimeters and portable oscilloscope front-ends. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing adjustable reference voltage to ADC input stage and op-amp feedback network. Use Value: Eliminates manual trimpots and rework; enables automated factory calibration via I²C and retains settings through battery removal. |
Use Scenario: Output voltage fine-tuning in programmable bench power supplies with remote sense capability. IC Role / Device Role / Timing Role: Two-terminal variable resistor in the feedback divider of an LM317/LT3080-based regulator loop. Use Value: Enables software-controlled voltage steps (e.g., 10mV increments) and recalls last-set value after power cycle without MCU intervention. |
| Audio Signal Level Control | Comparator Hysteresis Adjustment |
|
Use Scenario: Channel balance and volume control in professional audio mixers with digital control interface. IC Role / Device Role / Timing Role: Dual-rail configured potentiometer (V+ = +12V, V− = −12V) attenuating line-level AC signals. Use Value: Delivers <−140 dBV noise floor and monotonic 64-step response - avoids zipper noise and preserves dynamic range. |
Use Scenario: Adjustable hysteresis band in battery-monitoring comparators for Li-ion cell voltage supervision. IC Role / Device Role / Timing Role: Resistor in positive feedback path of TL072-based comparator; RH/VH and RW/VW used as R₁/R₂. Use Value: Allows field-upgradable trip thresholds (e.g., 4.15V/4.05V) without hardware change; DR0 stores default hysteresis on boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL22316 | Single 10kΩ pot, 256-tap resolution, SPI interface, 1.8V–5.5V VCC, −40°C to +125°C rating. | Higher resolution and extended temperature range; lacks bipolar analog supply (V− not supported). | Preferred for high-precision, high-temp environments where SPI is acceptable and bipolar operation is unnecessary. |
| ISL22319 | Quad 10kΩ pot, 256-tap, SPI interface, same voltage/temp specs as ISL22316; includes EEPROM lock bits. | Four independent pots per package; no V+/V− dual-rail support; higher pin count (24-pin TSSOP). | Select when multiple simultaneous analog adjustments are needed and board space permits larger package. |
Compared with X9428WP16I-2.7, ISL22316 offers finer 256-step control and wider temperature tolerance but sacrifices bipolar analog capability and uses SPI instead of I²C; ISL22319 adds channel density at the cost of interface compatibility and package size - making X9428WP16I-2.7 optimal for space-constrained, I²C-based, bipolar-signal designs requiring industrial-grade reliability.
Availability
X9428WP16I-2.7 is available at Aetrix Electronics and suitable for industrial instrumentation, programmable power supplies, audio signal conditioning, and battery-monitoring systems requiring stable component supply, long-term calibration retention, and robust operation across −40°C to +85°C.
Supply support for X9428WP16I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.
The X9428 product line was designed as a low-noise, low-power, nonvolatile digital potentiometer family targeting calibration-critical applications where mechanical potentiometers introduce reliability and drift issues - especially in battery-operated and thermally demanding environments.
FAQ
What is the maximum allowable voltage difference between V+ and V− for X9428WP16I-2.7?
The absolute maximum voltage difference between V+ and V− is 12V, as specified in the Absolute Maximum Ratings table. Operation beyond this limit risks permanent damage. For X9428WP16I-2.7, V+ may range from +2.7V to +5.5V and V− from −2.7V to −5.5V, so typical use cases maintain |V+ − V−| ≤ 11V (e.g., +5.5V/−5.5V). The X9428WP16I-2.7 must never see V+ ≤ V− or exceed the 12V differential ceiling.
Does X9428WP16I-2.7 support true I²C standard-mode timing?
Yes, X9428WP16I-2.7 fully complies with I²C standard-mode timing: clock frequency up to 400kHz, tHIGH ≥ 600ns, tLOW ≥ 1300ns, and tSU:STA/tHD:STA ≥ 600ns. Its open-drain SDA and Schmitt-triggered SCL inputs meet I²C electrical requirements. Pull-up resistors must be selected per bus capacitance - e.g., 4.7kΩ for ≤200pF - and the X9428WP16I-2.7 acknowledges valid slave addresses and data bytes as defined in the I²C specification.
How does power-up behavior work for X9428WP16I-2.7?
At power-up, the X9428WP16I-2.7 loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), establishing the initial wiper position. This occurs only after all three supplies (VCC, V+, V−) stabilize within 1ms of each other. The X9428WP16I-2.7 does not function until stabilization completes, and wiper movement is delayed by tWRL (≤10µs) after DR0 transfer. No external reset is required - the X9428WP16I-2.7 is self-initializing.
Can X9428WP16I-2.7 be used in a single-supply analog configuration?
Yes, X9428WP16I-2.7 supports single-supply analog operation: set V+ = VCC (e.g., +5V) and V− = VSS (0V), then connect RH/VH to V+, RL/VL to VSS. In this mode, the wiper (RW/VW) delivers 0V to V+ proportionally. All specifications - including 10kΩ resistance, 64-tap resolution, and noise performance - remain valid. The X9428WP16I-2.7 does not require dual supplies unless bipolar signal handling is needed.
What happens to wiper position during a nonvolatile write to DR0–DR3?
During a nonvolatile write (e.g., "XFR WCR to DR0"), the X9428WP16I-2.7 disables its analog inputs for the duration of the internal EEPROM programming cycle (tWR = 5–10ms). The wiper position remains frozen at its pre-write value until the operation completes. Acknowledge polling can detect completion: issue START + slave address; if no ACK, the X9428WP16I-2.7 is still busy. Once ACK is received, the new DR value is stored and ready for recall.
X9428WP16I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-PDIP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9428WP16I-2.7 FAQ
1.How can I place an order for X9428WP16I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9428WP16I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9428WP16I-2.7 reliable?
The price and inventory of X9428WP16I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9428WP16I-2.7 is usually 5 days.
3.What payment methods are accepted for X9428WP16I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9428WP16I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9428WP16I-2.7?
X9428WP16I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9428WP16I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9428WP16I-2.7?
For technical support, including X9428WP16I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9428WP16I-2.7 requirements.
6.How does Aetrix verify that X9428WP16I-2.7 is sourced from the original manufacturer or authorized distributors?
All X9428WP16I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9428WP16I-2.7 meets industry standards.
7.What is the process for return or replacement of X9428WP16I-2.7?
All X9428WP16I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9428WP16I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9428WP16I-2.7 part is unused and in its original packaging.
Return procedure for X9428WP16I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9428WP16I-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

