Renesas X9429WV14I
- Part No.:
- X9429WV14I
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9429WV14I.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,608
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9429WV14I from Intersil is a single-channel, 64-tap digitally controlled potentiometer (XDCP™) implemented in monolithic CMOS, operating from 2.7V to 5.5V with 10kΩ end-to-end resistance, 150Ω typical wiper resistance at 5V, and non-volatile storage of four wiper positions - used for precision gain/offset trimming in analog signal chains.
For engineers reviewing the X9429WV14I datasheet, X9429WV14I pinout, X9429WV14I application, or X9429WV14I equivalent, this device supports 2-wire (I²C-compatible) interface with hardware write protection, power-on recall from DR0, <3µA standby current, and operation across –40°C to +85°C in 14-lead TSSOP packaging.
Technical Context
The X9429WV14I integrates a 63-segment resistor array with CMOS switch-controlled wiper positioning governed by a volatile 6-bit Wiper Counter Register (WCR), which loads its value from non-volatile Data Register 0 (DR0) at power-up. The WCR supports direct write, register transfer, and real-time increment/decrement via SCL edge-triggered commands.
Its 2-wire interface implements I²C-style start/stop, acknowledge polling, and slave addressing using A0/A2/A3 pins to configure one of eight possible addresses. Hardware write protection (WP) disables non-volatile writes when asserted low, and all non-volatile register operations require high-voltage timing (5–10ms tWR).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 10kΩ ±20% - defines full-scale voltage division range and load interaction in biasing circuits. |
| Resolution | 64 taps (1.6% per step) - enables fine-grained adjustment of gain, offset, or reference voltage with predictable step size. |
| Wiper resistance | 150Ω typical at 5V - limits insertion error and thermal noise in low-current signal paths. |
| Supply range | 2.7V to 5.5V - supports direct integration into 3.3V and 5V systems without level-shifting. |
| Standby current | <3µA max - enables use in battery-powered or always-on sensor conditioning circuits. |
| Data retention | 100 years - ensures factory-trimmed or user-saved calibration values persist over product lifetime. |
| Endurance | 100,000 data changes per bit - supports field recalibration or adaptive tuning in maintenance-critical applications. |
Pinout & Package
Package: 14-lead TSSOP (4.4mm width), RoHS-compliant, moisture sensitivity level (MSL) per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | No Connect | Unbonded die pads - must remain floating; no routing or soldering required. |
| 4 (A2) | Device Address Input | Configures bit 2 of 3-bit slave address; tied high/low or driven to select one of eight I²C addresses. |
| 5 (SCL) | Serial Clock Input | Master-provided clock for all I²C transactions; also triggers wiper increment/decrement on active edge. |
| 6 (SDA) | Serial Data I/O | Bidirectional open-drain bus line; requires external pull-up; carries commands, data, and ACK/NACK. |
| 7 (VSS) | Ground Reference | System return path for analog and digital circuitry; must be low-impedance and decoupled near VCC pin. |
| 8 (WP) | Hardware Write Protect | Active-low input disabling non-volatile writes to DR0–DR3; prevents accidental register corruption during firmware updates. |
| 9 (A0) | Device Address Input | Configures bit 0 of 3-bit slave address; enables multi-device bus configuration without software address conflict. |
| 10 (A3) | Device Address Input | Configures bit 3 of 3-bit slave address; completes 3-bit address space with A0 and A2 for up to 8 devices. |
| 11 (RW/VW) | Wiper Terminal | Analog output node whose voltage varies linearly between RH and RL based on WCR value; connects to amplifier inputs or feedback nodes. |
| 12 (RH/VH) | High Potentiometer Terminal | Fixed end of resistor array; typically connected to supply rail or reference voltage in voltage divider configurations. |
| 13 (RL/VL) | Low Potentiometer Terminal | Fixed end of resistor array; typically connected to ground or signal return; defines lower bound of adjustable voltage range. |
| 14 (VCC) | Power Supply | Single 2.7–5.5V supply powering both logic interface and analog resistor array; requires local 0.1µF ceramic decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| Non-volatile data registers | Four 6-bit registers store independent wiper positions or system parameters; retain values for 100 years without backup power. |
| Power-on recall | Automatically loads DR0 into WCR at startup - ensures known, repeatable analog state after reset or cold boot. |
| Hardware write protection | WP pin disables EEPROM writes independently of software control - critical for safety-critical or certified systems. |
| Increment/decrement mode | Real-time wiper stepping via SCL edges without command overhead - enables smooth manual or closed-loop tuning. |
| Low-power standby | <3µA ICC in standby - allows continuous bus presence while minimizing quiescent consumption in portable designs. |
Applications
| Audio Volume Control | DC Bias Adjustment |
|---|---|
|
Use Scenario: Adjusting gain in headphone amplifier feedback loop to set user-selectable volume levels. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical potentiometer; wiper position sets Rf/Rin ratio in inverting op-amp stage. Use Value: Eliminates mechanical wear and contact noise; retains last-set volume across power cycles via DR0 recall. |
Use Scenario: Setting precise DC bias point for RF power amplifier transistor base/gate in wireless transmitters. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing programmable VBIAS between VCC and ground; adjusted during factory calibration. Use Value: Enables automated production trim with 1.6% resolution; stores calibrated value in DR2 for field re-use. |
| Sensor Offset Compensation | Voltage Regulator Programming |
|
Use Scenario: Nulling output offset voltage in bridge-based pressure sensor signal conditioning circuit. IC Role / Device Role / Timing Role: Two-terminal variable resistor in op-amp summing junction to inject compensating current. Use Value: Achieves sub-mV offset correction with 64-step repeatability; non-volatile storage maintains calibration across maintenance intervals. |
Use Scenario: Programming output voltage of adjustable LDO regulator (e.g., LM317) via resistive divider feedback network. IC Role / Device Role / Timing Role: Upper leg of voltage divider; RH connected to VOUT, RL to ground, RW to ADJ pin. Use Value: Enables remote or firmware-controlled VOUT scaling (e.g., 1.8V–3.3V) without hardware change; DR1 holds default setting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ-10 | Single 64-tap, I²C interface, 10kΩ, but uses internal EEPROM with 50k endurance and no hardware WP pin. | Lacks dedicated WP pin; relies on software lock bits - less suitable for safety-critical write protection. | Choose when board space permits SOIC-8 and software-controlled protection suffices. |
| MCP4017T-103E/OT | Single 64-tap, I²C, 10kΩ, but only one non-volatile register (no DR1–DR3); 100k endurance, 200-year retention. | Supports only one saved setting; insufficient for multi-mode calibration or user profiles. | Choose when single-trim requirement exists and extended data retention is prioritized over register flexibility. |
Compared with AD5171BRMZ-10 and MCP4017T-103E/OT, the X9429WV14I uniquely provides four non-volatile registers plus hardware write protection - enabling robust multi-point calibration, field reconfiguration, and fail-safe parameter locking in industrial and automotive systems.
Availability
X9429WV14I is available at Aetrix Electronics and suitable for precision analog trimming, sensor calibration, and programmable power supply applications requiring stable component supply, long-term data retention, and industrial temperature operation.
Supply support for X9429WV14I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management ICs, acquired by Renesas Electronics in 2017; its products serve industrial, infrastructure, and high-reliability embedded markets.
The X9429 series was designed as a drop-in replacement for mechanical potentiometers in analog front-ends, emphasizing low noise, guaranteed monotonicity, and non-volatile configurability for factory and field calibration.
FAQ
What is the function of the WP pin on the X9429WV14I?
The WP (Write Protect) pin on the X9429WV14I is an active-low hardware input that disables all non-volatile writes to the four Data Registers (DR0–DR3) when pulled low. This prevents accidental overwriting of calibrated values during firmware updates or debug sessions. When WP is high, non-volatile writes proceed normally upon receipt of valid store instructions. The X9429WV14I's WP functionality operates independently of software commands, offering deterministic protection not achievable through register-level locks alone.
Does the X9429WV14I support true I²C communication?
Yes, the X9429WV14I supports standard I²C protocol including start/stop conditions, 7-bit slave addressing (with A0/A2/A3 defining LSBs), and acknowledge (ACK) signaling - compatible with standard I²C masters. It does not support clock stretching or 10-bit addressing, and its SDA is strictly open-drain requiring external pull-up. All timing parameters (tHIGH, tLOW, tSU:STA, etc.) comply with I²C Fast Mode (400kHz) specifications, making the X9429WV14I interoperable with common microcontroller I²C peripherals without protocol translation.
How does power-on recall work in the X9429WV14I?
At power-up, the X9429WV14I automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), establishing the initial wiper position. This occurs regardless of the prior WCR state or DR1–DR3 contents. DR0 must be pre-programmed during manufacturing or commissioning to ensure deterministic startup behavior. The X9429WV14I performs this recall unconditionally - no command or initialization sequence is required - ensuring repeatable analog output immediately after VCC stabilization.
Can the X9429WV14I be used as a two-terminal variable resistor?
Yes, the X9429WV14I can be configured as a two-terminal variable resistor by connecting either RH/VH or RL/VL to the wiper terminal (RW/VW), leaving the other fixed terminal unused or grounded. In this mode, resistance varies from near-zero (wiper at same terminal) to full 10kΩ (wiper at opposite terminal). The X9429WV14I maintains specified wiper resistance (150Ω typ. at 5V) and linearity in this configuration, and all non-volatile register functions remain fully operational for storing and recalling resistance values.
What is the maximum clock frequency supported by the X9429WV14I's 2-wire interface?
The X9429WV14I supports a maximum SCL clock frequency of 400kHz, compliant with I²C Fast Mode. This allows read/write operations to complete in under 100µs per byte, and non-volatile register transfers (e.g., DR→WCR) to initiate within one instruction cycle. The X9429WV14I's timing budget accommodates standard microcontroller I²C peripherals without requiring custom bit-banging; setup/hold times (tSU:DAT = 100ns, tHD:DAT = 30ns) are easily met using typical GPIO toggle rates.
X9429WV14I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9429WV14I FAQ
1.How can I place an order for X9429WV14I through Aetrix?
Please submit a Request for Quotation (RFQ) for X9429WV14I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9429WV14I reliable?
The price and inventory of X9429WV14I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9429WV14I is usually 5 days.
3.What payment methods are accepted for X9429WV14I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9429WV14I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9429WV14I?
X9429WV14I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9429WV14I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9429WV14I?
For technical support, including X9429WV14I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9429WV14I requirements.
6.How does Aetrix verify that X9429WV14I is sourced from the original manufacturer or authorized distributors?
All X9429WV14I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9429WV14I meets industry standards.
7.What is the process for return or replacement of X9429WV14I?
All X9429WV14I units undergo pre-shipment inspection (PSI). If there is an issue with X9429WV14I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9429WV14I part is unused and in its original packaging.
Return procedure for X9429WV14I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9429WV14I Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

