Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Digital Potentiometers

Renesas X9455UV24I-2.7

Name: X9455UV24I-2.7
Brand: Renesas
SKU: X9455UV24I-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: X9455UV24I-2.7

Manufacturer:: Renesas

Category:: Digital Potentiometers

Package:: 24-TSSOP (0.173", 4.40mm Width)

Datasheet:: X9455UV24I-2.7.pdf

Description:: IC DGT POT 50KOHM 256TAP 24TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,878

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

X9455UV24I-2.7 from Intersil is a dual two-wiper digitally controlled potentiometer (XDCP™) with 256-tap resolution, 50 kΩ end-to-end resistance, and 2.7V–5.5V supply operation. It integrates two independent resistor arrays-each with dual wipers-and supports both 2-wire serial and Up/Down interfaces for volatile/non-volatile wiper control. Used in precision bias trimming, programmable gain networks, and window comparator calibration.

For engineers reviewing the X9455UV24I-2.7 datasheet, X9455UV24I-2.7 pinout, X9455UV24I-2.7 application, or X9455UV24I-2.7 equivalent, this device delivers deterministic wiper positioning, non-volatile recall on power-up, <20 µA standby current, and RoHS-compliant 24-lead TSSOP packaging suitable for industrial temperature range (-40°C to +85°C) designs.

Technical Context

The X9455UV24I-2.7 implements two monolithic CMOS resistor arrays, each with 255 discrete segments and four dedicated wiper terminals (RW0A/RW0B/RW1A/RW1B). Each array uses an 8-bit volatile Wiper Counter Register (WCR) decoded to select one of 256 tap points, with four non-volatile Data Registers (DR0A0–DR1B3) per wiper for persistent storage.

It supports dual interface modes: 2-wire (SCL/SDA, up to 400 kHz) with slave address A0–A2 configuration and Up/Down (CS/U/D/DS0/DS1) for direct incremental control. Power-on recall loads DR0A0/DR0B0/DR1A0/DR1B0 into respective WCRs, ensuring repeatable startup behavior without host intervention.

Key Specifications

Parameter	Value and Actual Design Meaning
Total resistance	50 kΩ - defines full-scale voltage division range and load interaction in analog feedback paths
Resolution	0.4% - corresponds to 256 discrete tap positions enabling ±1 LSB accuracy in 8-bit trimming applications
Wiper resistance	40 Ω typical - limits insertion error and signal distortion in low-impedance circuits
Supply voltage	2.7 V to 5.5 V - enables compatibility with 3.3 V and 5 V logic domains without level-shifting
Standby current	<20 µA max - supports battery-powered systems requiring ultra-low quiescent power during idle states
Non-volatile endurance	100,000 data changes per bit - ensures long-term reliability in field-adjustable calibration systems
Data retention	100 years - guarantees wiper position persistence across product lifecycle without refresh

Pinout & Package

Package: 24-lead TSSOP (4.4 mm body width), RoHS-compliant, Pb-free plus anneal finish.

Pin/Terminal	Circuit Role	Design Meaning
1 DS0	Wiper selection input	Selects DCP0 or DCP1 wiper pair for Up/Down control when CS is active
2 A0	2-wire device address	LSB of 3-bit slave address (A2–A0); sets unique I²C bus identity among up to 8 devices
3 RW0B	DCP0 second wiper	Second adjustable tap point on DCP0 array; enables 4-terminal potentiometer or ratiometric configurations
4 NC	No connect	Unbonded die pad; must remain floating or grounded per layout guidelines
5 NC	No connect	Unbonded die pad; no electrical function
6 U/D	Up/down direction control	HIGH = increment wiper position; LOW = decrement; requires active CS and SCL clock edge
7 VCC	Positive supply	Primary power rail (2.7–5.5 V); powers internal logic, resistor array, and interface circuitry
8 RL0	DCP0 low terminal	Fixed end of DCP0 resistor array; connects to system ground or reference low potential
9 RH0	DCP0 high terminal	Fixed end of DCP0 resistor array; connects to system VCC or reference high potential
10 RW0A	DCP0 first wiper	Primary adjustable tap on DCP0; used for single-wiper potentiometer or programmable divider
11 A2	2-wire device address	MSB of 3-bit slave address (A2–A0); determines I²C address offset within shared bus segment
12 WP	Hardware write protect	Active-low; disables all non-volatile writes (2-wire DR writes and Up/Down Store) when pulled low
13 SDA	2-wire bidirectional data	Open-drain I²C data line requiring external pull-up; transmits/receives register addresses and values
14 A1	2-wire device address	Middle bit of 3-bit slave address (A2–A0); completes unique I²C addressing scheme
15 NC	No connect	Unbonded die pad; no routing required
16 NC	No connect	Unbonded die pad; no routing required
17 RW1B	DCP1 second wiper	Second adjustable tap on DCP1 array; supports dual-ratio or differential trimming topologies
18 VSS	Ground reference	System return path for analog and digital circuitry; must be low-impedance and decoupled near VCC
19 CS	Chip select	Active-low enable for Up/Down interface; disables 2-wire mode when asserted
20 RW1A	DCP1 first wiper	Primary adjustable tap on DCP1; allows independent control of two separate analog functions
21 RH1	DCP1 high terminal	Fixed end of DCP1 resistor array; referenced to same VCC as RH0 or isolated for dual-supply use
22 RL1	DCP1 low terminal	Fixed end of DCP1 resistor array; referenced to same VSS as RL0 or isolated for dual-supply use
23 SCL	2-wire serial clock	Master-generated clock (max 400 kHz); synchronizes all 2-wire read/write transfers and Up/Down timing
24 DS1	Wiper selection input	MSB of 2-bit DCP/wiper selector (DS1–DS0); selects between RW0A, RW0B, RW1A, RW1B under CS

Key Features

Feature	Design Value
Dual two-wiper architecture	Enables simultaneous adjustment of two independent voltage ratios per DCP, supporting 4-terminal potentiometer and three-resistor network configurations
Non-volatile wiper storage	Four DRs per wiper retain calibrated positions across power cycles; DR0A0/DR0B0/DR1A0/DR1B0 auto-load at power-up
2-wire + Up/Down dual interface	Allows flexible integration: I²C for centralized microcontroller control, or direct hardware-based trimming via push-button or encoder inputs
Hardware write protection (WP)	Prevents accidental overwriting of calibration data in field-deployed systems by disabling non-volatile writes when WP is grounded
Low standby current	<20 µA at 5.5 V ensures minimal battery drain in portable instrumentation and sensor modules during sleep modes
Industrial temperature range	-40°C to +85°C operation validated across full electrical specs, supporting deployment in automotive cabin electronics and industrial PLC I/O modules

Applications

LED Current Calibration	Programmable Gain Amplifier
Use Scenario: Adjusting forward current in multi-channel LED drivers to maintain consistent luminance across varying thermal conditions. IC Role / Device Role / Timing Role: Dual-wiper DCP0 configures constant-current sink while DCP1 trims reference voltage for thermal compensation slope. Use Value: Enables factory-set and field-adjustable current matching without discrete resistor changes; 50 kΩ resistance minimizes power loss in high-side sensing paths.	Use Scenario: Setting precise closed-loop gain in instrumentation amplifiers used in medical ECG front-ends. IC Role / Device Role / Timing Role: X9455UV24I-2.7 acts as digitally programmable feedback resistor network, with RW0A/RW0B defining R_f and RW1A/RW1B setting R_in. Use Value: Achieves 0.4% resolution gain steps (e.g., 1.00× to 10.00× in 0.01× increments) with monotonicity guaranteed by absolute linearity ±1 LSB.
Window Comparator Threshold	Power Supply Trim
Use Scenario: Configuring upper/lower trip thresholds in battery overvoltage/undervoltage protection circuits. IC Role / Device Role / Timing Role: DCP0 sets V_{REF_HIGH} via RH0–RW0A–RL0; DCP1 sets V_{REF_LOW} via RH1–RW1A–RL1; both loaded from non-volatile DRs at startup. Use Value: Eliminates manual trim pots; enables firmware-controlled recalibration during production test or field updates via 2-wire interface.	Use Scenario: Fine-tuning output voltage of DC-DC converters in telecom power modules to meet tight tolerance requirements (±0.5%). IC Role / Device Role / Timing Role: X9455UV24I-2.7 replaces mechanical trimpot in feedback divider (V_OUT → RH0 → RW0A → GND), with RW0B grounding for stability. Use Value: Supports post-manufacturing calibration and lifetime drift correction; 40 Ω wiper resistance avoids gain error in high-impedance feedback networks.

LED Current Calibration

Programmable Gain Amplifier

Use Scenario: Adjusting forward current in multi-channel LED drivers to maintain consistent luminance across varying thermal conditions.

IC Role / Device Role / Timing Role: Dual-wiper DCP0 configures constant-current sink while DCP1 trims reference voltage for thermal compensation slope.

Use Value: Enables factory-set and field-adjustable current matching without discrete resistor changes; 50 kΩ resistance minimizes power loss in high-side sensing paths.

Use Scenario: Setting precise closed-loop gain in instrumentation amplifiers used in medical ECG front-ends.

IC Role / Device Role / Timing Role: X9455UV24I-2.7 acts as digitally programmable feedback resistor network, with RW0A/RW0B defining R_f and RW1A/RW1B setting R_in.

Use Value: Achieves 0.4% resolution gain steps (e.g., 1.00× to 10.00× in 0.01× increments) with monotonicity guaranteed by absolute linearity ±1 LSB.

Window Comparator Threshold

Power Supply Trim

Use Scenario: Configuring upper/lower trip thresholds in battery overvoltage/undervoltage protection circuits.

IC Role / Device Role / Timing Role: DCP0 sets V_{REF_HIGH} via RH0–RW0A–RL0; DCP1 sets V_{REF_LOW} via RH1–RW1A–RL1; both loaded from non-volatile DRs at startup.

Use Value: Eliminates manual trim pots; enables firmware-controlled recalibration during production test or field updates via 2-wire interface.

Use Scenario: Fine-tuning output voltage of DC-DC converters in telecom power modules to meet tight tolerance requirements (±0.5%).

IC Role / Device Role / Timing Role: X9455UV24I-2.7 replaces mechanical trimpot in feedback divider (V_OUT → RH0 → RW0A → GND), with RW0B grounding for stability.

Use Value: Supports post-manufacturing calibration and lifetime drift correction; 40 Ω wiper resistance avoids gain error in high-impedance feedback networks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar digitally controlled potentiometer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD5242BRUZ10	Single 10 kΩ DCP with I²C interface only; no Up/Down pins or dual-wiper support; 24-lead TSSOP package	Lacks dual-wiper capability and hardware increment/decrement mode; unsuitable for push-button trim or dual-ratio circuits	Select when only basic I²C-controlled single-pot functionality is needed and board space permits separate DCPs for dual channels
MCP42050-I/SL	Dual 50 kΩ DCP with SPI interface and single wiper per channel; 14-lead SOIC package; no non-volatile store on power-up	Requires external MCU firmware to reload wiper positions after reset; no hardware WP pin or DS0/DS1 selection	Choose for SPI-based systems where non-volatile recall is managed in software and smaller footprint is prioritized over hardware flexibility

Compared with X9455UV24I-2.7, AD5242BRUZ10 offers simpler I²C control but lacks dual-wiper topology and hardware trim capability, while MCP42050-I/SL provides dual-channel operation in compact SOIC but requires active firmware initialization and omits power-up auto-recall and write protection.

Availability

X9455UV24I-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supplies, and LED driver trimming requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for X9455UV24I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.

The X9455 family was designed specifically for replacing mechanical potentiometers in automated calibration, programmable analog signal conditioning, and field-serviceable electronic systems requiring non-volatile, high-reliability digital trimming.

FAQ

What is the total end-to-end resistance of the X9455UV24I-2.7?

The X9455UV24I-2.7 has a nominal end-to-end resistance of 50 kΩ, as specified in the Ordering Information table on page 2 of FN8202 Rev 1.00. This value applies to both DCP0 and DCP1 arrays and is measured across RHx–RLx terminals. Tolerance is ±20%, and resistance matching between the two DCPs is 0.75–2.0%.

Does the X9455UV24I-2.7 support automatic wiper position recall on power-up?

Yes, the X9455UV24I-2.7 automatically loads the contents of DR0A0, DR0B0, DR1A0, and DR1B0 into their corresponding Wiper Counter Registers (WCR0A, WCR0B, WCR1A, WCR1B) upon power-up. This behavior is guaranteed by design and occurs within 2 ms after VCC exceeds 2.7 V, as defined in the Power-Up Timing section (tD parameter).

Can the X9455UV24I-2.7 operate with a 3.3 V supply?

Yes, the X9455UV24I-2.7 operates over a supply range of 2.7 V to 5.5 V, making it fully compatible with standard 3.3 V logic systems. All DC and AC specifications-including I²C timing, wiper current limits (±3 mA), and standby current (<20 µA)-are validated across this entire voltage range per the Recommended Operating Conditions table.

How many wiper terminals does the X9455UV24I-2.7 provide?

The X9455UV24I-2.7 provides four wiper terminals: RW0A and RW0B for DCP0, and RW1A and RW1B for DCP1. Each wiper is independently controllable via either the 2-wire interface or the Up/Down interface (using DS0/DS1 selection), enabling true dual two-wiper operation as confirmed in the Functional Diagram and Pin Descriptions.

Is hardware write protection available on the X9455UV24I-2.7?

Yes, the X9455UV24I-2.7 includes a dedicated hardware write protect (WP) pin (Pin 12). When WP is driven low, all non-volatile write operations-including 2-wire Data Register writes and Up/Down "Store" commands-are disabled. This feature prevents unintended calibration changes in deployed systems and is documented in the Pin Descriptions and Functional Diagram sections.

X9455UV24I-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: XDCP™

Package/Case:: 24-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Taper:: Linear

Configuration:: Potentiometer

Number of Circuits:: 2

Number of Taps:: 256

Resistance (Ohms):: 50k

Interface:: I2C, Up/Down (U/D, CS)

Memory Type:: Non-Volatile

Voltage - Supply:: 2.7V ~ 5.5V

Features:: Selectable Address

Tolerance:: ±20%

Temperature Coefficient (Typ):: ±300ppm/°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-TSSOP

Operating Temperature:: -40°C ~ 85°C

Resistance - Wiper (Ohms) (Typ):: 50

X9455UV24I-2.7 FAQ

1.How can I place an order for X9455UV24I-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for X9455UV24I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for X9455UV24I-2.7 reliable?

The price and inventory of X9455UV24I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9455UV24I-2.7 is usually 5 days.

3.What payment methods are accepted for X9455UV24I-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9455UV24I-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for X9455UV24I-2.7?

X9455UV24I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your X9455UV24I-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for X9455UV24I-2.7?

For technical support, including X9455UV24I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9455UV24I-2.7 requirements.

6.How does Aetrix verify that X9455UV24I-2.7 is sourced from the original manufacturer or authorized distributors?

All X9455UV24I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9455UV24I-2.7 meets industry standards.

7.What is the process for return or replacement of X9455UV24I-2.7?

All X9455UV24I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9455UV24I-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The X9455UV24I-2.7 part is unused and in its original packaging.

Return procedure for X9455UV24I-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…