Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Digital Potentiometers

Renesas X9455WV24I-2.7

Name: X9455WV24I-2.7
Brand: Renesas
SKU: X9455WV24I-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: X9455WV24I-2.7

Manufacturer:: Renesas

Category:: Digital Potentiometers

Package:: 24-TSSOP (0.173", 4.40mm Width)

Datasheet:: X9455WV24I-2.7.pdf

Description:: IC DGT POT 10KOHM 256TAP 24TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,088

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

X9455WV24I-2.7 from Intersil is a dual two-wiper digitally controlled potentiometer (XDCP™) with 10 kΩ end-to-end resistance, 256-tap resolution (0.4% step accuracy), and dual 2-wire/Up-Down interfaces. It operates from 2.7 V to 5.5 V, features non-volatile wiper position storage, and is used for precision bias voltage trimming in analog front-ends and programmable gain networks.

For engineers reviewing the X9455WV24I-2.7 datasheet, X9455WV24I-2.7 pinout, X9455WV24I-2.7 application, or X9455WV24I-2.7 equivalent, this device delivers deterministic wiper positioning, dual independent DCPs with four wiper terminals, power-up recall from non-volatile DR0A0/DR0B0/DR1A0/DR1B0 registers, and RoHS-compliant 24-lead TSSOP packaging.

Technical Context

The X9455WV24I-2.7 integrates two independent resistor arrays-each with 255 segments and two digitally addressable wipers-on a monolithic CMOS die. Each wiper is controlled by an 8-bit volatile Wiper Counter Register (WCR), with four associated non-volatile Data Registers (DR) per wiper for persistent storage.

It supports concurrent operation via two distinct interfaces: a 2-wire (I²C-compatible) bus for register read/write/transfer, and a dedicated Up/Down interface (CS/U/D/SCL/DS0/DS1) for direct wiper stepping. Hardware write protection (WP) disables non-volatile writes when asserted low.

Key Specifications

Parameter	Value and Actual Design Meaning
Total resistance	10 kΩ ±20% - defines full-scale voltage division range and load interaction in bias networks.
Resolution	256 taps (0.4%) - enables 9.8 mV step resolution across 2.5 V span; supports fine analog calibration.
Wiper resistance	40 Ω typical - contributes minimal series error in low-impedance feedback paths.
Supply voltage	2.7 V to 5.5 V - ensures compatibility with 3.3 V and 5 V logic domains without level shifting.
Standby current	<20 µA max - enables battery-backed systems to retain trim state during deep sleep.
Non-volatile endurance	100,000 data changes per bit - supports field recalibration over product lifetime without wear-out risk.
Data retention	100 years - guarantees wiper position persistence across decades of storage or infrequent use.
Interface timing	400 kHz I²C clock (tHIGH ≥600 ns) - compatible with standard microcontroller peripherals without custom timing.

Pinout & Package

24-lead TSSOP (4.4 mm body width, MDP0044 package drawing), RoHS-compliant Pb-free plus anneal finish.

Pin/Terminal	Circuit Role	Design Meaning
1 DS0	Wiper select (Up/Down)	Selects DCP0 wiper A/B or DCP1 wiper A/B per Table 1; enables discrete wiper control without register writes.
2 A0	I²C slave address LSB	Configures device address bit 0; allows up to 8 X9455 devices on same 2-wire bus.
3 RW0B	DCP0 second wiper terminal	Provides second adjustable tap point on DCP0 array for 3-terminal network configurations.
4 NC	No connect	Not bonded; must remain unconnected to avoid parasitic coupling or ESD path.
5 NC	No connect	Not bonded; floating pin; no routing or grounding required.
6 U/D	Wiper direction control	High = increment wiper position; low = decrement; synchronous to SCL falling edge.
7 VCC	Positive supply	2.7–5.5 V input; powers internal logic, resistor array bias, and interface circuitry.
8 RL0	DCP0 low terminal	Ground reference node for DCP0; connects to system GND or negative rail in single-supply designs.
9 RH0	DCP0 high terminal	Positive reference node for DCP0; ties to VCC or external bias voltage for ratiometric operation.
10 RW0A	DCP0 first wiper terminal	Primary adjustable output node for DCP0; used in voltage divider, gain-setting, or offset nulling.
11 A2	I²C slave address MSB	Configures device address bit 2; sets unique 3-bit address alongside A1/A0.
12 WP	Hardware write protect	Low = blocks all non-volatile DR writes and Store operations; prevents accidental configuration loss.
13 SDA	I²C bidirectional data	Open-drain; requires external pull-up; transmits register reads and receives writes/commands.
14 A1	I²C slave address middle bit	Configures device address bit 1; completes 3-bit address for multi-device bus topology.
15 NC	No connect	Not bonded; leave unconnected per datasheet recommendation.
16 NC	No connect	Not bonded; no electrical function; avoid routing traces to this pin.
17 RW1B	DCP1 second wiper terminal	Enables dual-ratio or differential adjustment on DCP1; supports window comparator thresholds.
18 VSS	Ground reference	System GND return; must be low-impedance connection to minimize noise coupling into DCP arrays.
19 CS	Chip select (Up/Down mode)	Low = enables U/D interface and disables I²C; high = enables I²C and disables U/D.
20 RW1A	DCP1 first wiper terminal	Primary output for DCP1; independently configurable for separate analog functions (e.g., gain + offset).
21 RH1	DCP1 high terminal	Independent positive reference for DCP1; may differ from RH0 for asymmetric biasing.
22 RL1	DCP1 low terminal	Independent ground reference for DCP1; supports isolated signal chains or dual-supply topologies.
23 SCL	I²C clock input	Drives internal timing for both I²C and U/D interfaces; synchronizes wiper updates and register access.
24 DS1	Wiper select (Up/Down)	MSB of 2-bit DCP/wiper selector; used with DS0 to target specific wiper per Table 1.

Key Features

Feature	Design Value
Dual two-wiper architecture	Two independent 10 kΩ DCPs, each with two wipers (RW0A/RW0B and RW1A/RW1B), enabling 4-terminal programmable networks without external components.
Non-volatile wiper recall	Power-on loads DR0A0/DR0B0/DR1A0/DR1B0 into respective WCRs - ensures repeatable startup state without host initialization.
Hardware write protection	WP pin disables non-volatile writes to all DRs - prevents firmware bugs or transient glitches from corrupting calibrated trim values.
2-wire + Up/Down dual interface	Simultaneous support for I²C register access and direct hardware stepping - allows host MCU to configure while local logic performs real-time adjustments.
0.4% resolution & ±1% absolute linearity	256-step granularity with guaranteed monotonicity and ≤±1% deviation from ideal voltage divider curve - suitable for precision sensor conditioning.
100-year data retention	Non-volatile DR contents preserved for ≥100 years at 85°C - eliminates recalibration requirements in long-lifecycle industrial equipment.

Applications

Instrumentation Gain Calibration	Programmable Bias Voltage Generator
Use Scenario: Precision op-amp gain setting in automated test equipment where channel-to-channel matching and thermal drift compensation are critical. IC Role / Device Role / Timing Role: Dual DCPs configure feedback and reference resistors in a programmable gain amplifier; RW0A/RW0B set Rf/Rg ratio while RW1A/RW1B adjust common-mode offset. Use Value: Eliminates manual potentiometer tuning; achieves ±0.1% gain accuracy across temperature using stored DR values and power-up recall.	Use Scenario: Generating stable, user-adjustable bias voltages for ADC reference buffers and sensor excitation circuits in portable medical devices. IC Role / Device Role / Timing Role: DCP0 provides primary bias voltage (RH0→VCC, RL0→GND, RW0A→output); DCP1 trims secondary offset (RW1A→summing node). Use Value: Enables factory calibration and field recalibration via I²C; retains settings through battery replacement cycles due to 100-year DR retention.
Window Comparator Threshold Setter	Three-Resistor Programmable Network
Use Scenario: Configuring upper/lower trip points in overvoltage/undervoltage protection circuits for telecom power supplies. IC Role / Device Role / Timing Role: DCP0 RW0A sets high threshold (to comparator +IN), DCP1 RW1A sets low threshold (to comparator –IN); RW0B/RW1B provide hysteresis feedback. Use Value: Achieves <±2% threshold accuracy over –40°C to +85°C using ratiometric operation and matched DCP resistance (0.75–2.0% matching).	Use Scenario: Implementing variable termination impedance and adjustable equalization in high-speed serial link receivers. IC Role / Device Role / Timing Role: RH0/RW0A/RL0 form first resistor leg; RW0A/RW0B/RL0 form second leg; DCP1 provides third leg - all three ratios tuned independently. Use Value: Replaces three discrete pots with one IC; reduces PCB area by 65% and eliminates mechanical drift; supports dynamic reconfiguration via I²C during link training.

Instrumentation Gain Calibration

Programmable Bias Voltage Generator

Use Scenario: Precision op-amp gain setting in automated test equipment where channel-to-channel matching and thermal drift compensation are critical.

IC Role / Device Role / Timing Role: Dual DCPs configure feedback and reference resistors in a programmable gain amplifier; RW0A/RW0B set Rf/Rg ratio while RW1A/RW1B adjust common-mode offset.

Use Value: Eliminates manual potentiometer tuning; achieves ±0.1% gain accuracy across temperature using stored DR values and power-up recall.

Use Scenario: Generating stable, user-adjustable bias voltages for ADC reference buffers and sensor excitation circuits in portable medical devices.

IC Role / Device Role / Timing Role: DCP0 provides primary bias voltage (RH0→VCC, RL0→GND, RW0A→output); DCP1 trims secondary offset (RW1A→summing node).

Use Value: Enables factory calibration and field recalibration via I²C; retains settings through battery replacement cycles due to 100-year DR retention.

Window Comparator Threshold Setter

Three-Resistor Programmable Network

Use Scenario: Configuring upper/lower trip points in overvoltage/undervoltage protection circuits for telecom power supplies.

IC Role / Device Role / Timing Role: DCP0 RW0A sets high threshold (to comparator +IN), DCP1 RW1A sets low threshold (to comparator –IN); RW0B/RW1B provide hysteresis feedback.

Use Value: Achieves <±2% threshold accuracy over –40°C to +85°C using ratiometric operation and matched DCP resistance (0.75–2.0% matching).

Use Scenario: Implementing variable termination impedance and adjustable equalization in high-speed serial link receivers.

IC Role / Device Role / Timing Role: RH0/RW0A/RL0 form first resistor leg; RW0A/RW0B/RL0 form second leg; DCP1 provides third leg - all three ratios tuned independently.

Use Value: Replaces three discrete pots with one IC; reduces PCB area by 65% and eliminates mechanical drift; supports dynamic reconfiguration via I²C during link training.

Equivalent & Alternatives

The following parts are listed as comparable options for similar digitally controlled potentiometer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD5242BRUZ10	Single 10 kΩ DCP, 256-tap, I²C-only interface, no Up/Down pins, 16-lead TSSOP.	Lacks dual-wiper capability and hardware stepping; requires full MCU involvement for all adjustments.	Select when board space is constrained and only one DCP is needed; verify I²C timing compatibility with host.
MCP42010-I/SL	Dual 10 kΩ DCP, SPI interface, no non-volatile storage, 14-lead SOIC; wiper positions reset on power cycle.	Requires host MCU to reload trim values at startup; unsuitable for battery-less or maintenance-free deployments.	Choose for cost-sensitive designs where recalibration at boot is acceptable and SPI is preferred over I²C.

Compared with AD5242BRUZ10 and MCP42010-I/SL, the X9455WV24I-2.7 uniquely combines dual two-wiper architecture, hardware Up/Down control, and 100-year non-volatile retention - making it optimal for field-programmable analog systems requiring zero-host intervention at power-up.

Availability

X9455WV24I-2.7 is available at Aetrix Electronics and suitable for instrumentation gain calibration, programmable bias voltage generation, window comparator threshold setting, and three-resistor programmable networks requiring stable component supply and long-term calibration integrity.

Supply support for X9455WV24I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for industrial, communications, and computing markets.

The X9455 product line delivers digitally controlled potentiometers with non-volatile memory and dual interfaces, designed specifically for analog trimming tasks that demand field recalibration, power-loss resilience, and compact integration in space-constrained systems.

FAQ

What is the total resistance value of the X9455WV24I-2.7?

The X9455WV24I-2.7 has a nominal end-to-end resistance of 10 kΩ with ±20% tolerance. This value is fixed per the "W" suffix in the part number and confirmed in the Ordering Information table on page 2 of FN8202 Rev 1.00. It applies to both DCP0 and DCP1 arrays and remains stable across the full operating temperature range (–40°C to +85°C).

Does the X9455WV24I-2.7 retain wiper positions after power cycling?

Yes, the X9455WV24I-2.7 retains wiper positions in non-volatile Data Registers (DRs) and automatically loads DR0A0/DR0B0/DR1A0/DR1B0 into their corresponding Wiper Counter Registers (WCRs) on power-up. This recall occurs within 2 ms after VCC exceeds 2.7 V, as specified in the Power-Up Timing section (page 5).

Can the X9455WV24I-2.7 be used with both I²C and Up/Down interfaces simultaneously?

No - the interfaces are mutually exclusive. When CS is low, the Up/Down interface is active and the 2-wire interface is disabled; when CS is high, the 2-wire interface is enabled and Up/Down control is inactive. This hardware arbitration prevents bus contention and simplifies system-level timing design.

What is the maximum wiper current rating for the X9455WV24I-2.7?

The maximum wiper current for the X9455WV24I-2.7 is ±3.0 mA, as specified in the Analog Specifications table (page 4). Exceeding this limit risks irreversible damage to the internal CMOS switches and degrades long-term reliability, especially under continuous DC load conditions.

How many non-volatile data registers does each wiper have in the X9455WV24I-2.7?

Each wiper in the X9455WV24I-2.7 has four non-volatile Data Registers (DRs): DR0A0–DR0A3 for DCP0 wiper A, DR0B0–DR0B3 for DCP0 wiper B, DR1A0–DR1A3 for DCP1 wiper A, and DR1B0–DR1B3 for DCP1 wiper B. These are accessible via the 2-wire interface using the Status Register (address 07h) to select row and address byte to select column.

X9455WV24I-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: XDCP™

Package/Case:: 24-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Taper:: Linear

Configuration:: Potentiometer

Number of Circuits:: 2

Number of Taps:: 256

Resistance (Ohms):: 10k

Interface:: I2C, Up/Down (U/D, CS)

Memory Type:: Non-Volatile

Voltage - Supply:: 2.7V ~ 5.5V

Features:: Selectable Address

Tolerance:: ±20%

Temperature Coefficient (Typ):: ±300ppm/°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-TSSOP

Operating Temperature:: -40°C ~ 85°C

Resistance - Wiper (Ohms) (Typ):: 50

X9455WV24I-2.7 FAQ

1.How can I place an order for X9455WV24I-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for X9455WV24I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for X9455WV24I-2.7 reliable?

The price and inventory of X9455WV24I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9455WV24I-2.7 is usually 5 days.

3.What payment methods are accepted for X9455WV24I-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9455WV24I-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for X9455WV24I-2.7?

X9455WV24I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your X9455WV24I-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for X9455WV24I-2.7?

For technical support, including X9455WV24I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9455WV24I-2.7 requirements.

6.How does Aetrix verify that X9455WV24I-2.7 is sourced from the original manufacturer or authorized distributors?

All X9455WV24I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9455WV24I-2.7 meets industry standards.

7.What is the process for return or replacement of X9455WV24I-2.7?

All X9455WV24I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9455WV24I-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The X9455WV24I-2.7 part is unused and in its original packaging.

Return procedure for X9455WV24I-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…