Renesas X95820UV14I-2.7
- Part No.:
- X95820UV14I-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X95820UV14I-2.7.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X95820UV14I-2.7 from Intersil is a dual digital controlled potentiometer (XDCP™) IC implementing two independent 256-tap, 50kΩ CMOS resistor networks with I²C interface, wiper registers, and non-volatile initial value storage-used for precision analog voltage division and rheostat control in programmable gain amplifiers, sensor calibration circuits, and DC-DC feedback loops.
For engineers reviewing the X95820UV14I-2.7 datasheet, X95820UV14I-2.7 pinout, X95820UV14I-2.7 application, or X95820UV14I-2.7 equivalent, key selection criteria include its 50kΩ end-to-end resistance, ±4 ppm/°C ratiometric temperature coefficient in voltage divider mode, 70Ω typical wiper resistance at 3.3V, I²C addressability via A0–A2 pins, and industrial-grade –40°C to +85°C operation with non-volatile wiper recall on power-up.
Technical Context
The X95820UV14I-2.7 integrates two monolithic DCPs sharing a single I²C slave interface, each with independent volatile Wiper Registers (WR) and non-volatile Initial Value Registers (IVR). Its architecture uses resistor ladders and CMOS switches to achieve monotonic 8-bit tap positioning, with power-on recall loading IVR contents into WRs.
Control logic supports dual memory access modes via Address Byte 8: default mode writes simultaneously to WR and IVR (addresses 0–1), while 0x80 mode enables volatile-only reads/writes. Hardware write protection is implemented via active-low WP pin, and device addressing supports up to eight units per bus using A0–A2 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 50kΩ - defines maximum end-to-end resistance for voltage divider or rheostat use; impacts current handling and thermal noise floor. |
| Resolution | 256 taps (0.4% step size) - enables fine-grained analog adjustment with 8-bit granularity across full resistance range. |
| Wiper Resistance | 70Ω typical @ 3.3V - limits insertion loss and signal distortion when used as variable resistor or attenuator. |
| Ratiometric Tempco | ±4 ppm/°C - ensures stable voltage division ratio over temperature, critical for precision reference and sensor biasing. |
| Supply Range | 2.7V to 5.5V - supports direct integration into 3.3V and 5V systems without level-shifting circuitry. |
| Standby Current | <5µA max @ 5.5V - enables low-power operation in battery-backed or energy-sensitive applications. |
| I²C Speed | 400kHz - compatible with standard-mode Fast-mode I²C controllers; supports rapid wiper updates during system calibration. |
Pinout & Package
14-lead TSSOP package (JEDEC MO-153-AC compliant), 5.0mm × 4.4mm body, 0.65mm lead pitch, Pb-free plus anneal finish (RoHS compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Power supply input | Supplies core logic and DCP array; must be decoupled locally to minimize noise coupling into analog paths. |
| WP (Pin 2) | Hardware write protect | Active-low pin disabling all I²C write operations; tied high for normal operation, grounded to lock configuration. |
| RH0 (Pin 3) | High terminal of DCP0 | Analog "top rail" connection for first potentiometer; referenced to VCC or external voltage source in divider mode. |
| RL0 (Pin 4) | Low terminal of DCP0 | Analog "bottom rail" connection for first potentiometer; typically tied to GND or signal return path. |
| RW0 (Pin 5) | Wiper terminal of DCP0 | Adjustable output node of first potentiometer; connects to op-amp inputs, ADC references, or feedback nodes. |
| A2 (Pin 6) | I²C device address bit | MSB of 3-bit hardware address; combined with A1/A0 to select one of eight unique I²C addresses (0x50–0x57). |
| SCL (Pin 7) | I²C clock input | Master-generated clock synchronizing all data transfers; requires external pull-up resistor (2–20kΩ depending on bus capacitance). |
| SDA (Pin 8) | I²C bidirectional data | Open-drain serial data line shared across multiple slaves; requires external pull-up and supports multi-master arbitration. |
| GND (Pin 9) | Ground reference | Analog and digital common return; must be low-impedance and separated from noisy digital ground where possible. |
| RW1 (Pin 10) | Wiper terminal of DCP1 | Adjustable output node of second potentiometer; electrically isolated from RW0 but shares same I²C interface and supply domain. |
| RL1 (Pin 11) | Low terminal of DCP1 | Independent low-side connection for second potentiometer; allows differential or dual-rail configurations. |
| RH1 (Pin 12) | High terminal of DCP1 | Independent high-side connection for second potentiometer; supports independent voltage sourcing per DCP. |
| A0 (Pin 13) | I²C device address bit | LSB of 3-bit hardware address; determines unique I²C slave address when combined with A1 and A2. |
| A1 (Pin 14) | I²C device address bit | Mid-bit of 3-bit hardware address; enables concurrent operation of up to eight X95820 devices on one I²C bus. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 50kΩ DCPs in single TSSOP | Reduces board space and BOM count versus discrete potentiometers or dual separate ICs; enables matched performance between channels. |
| Non-volatile IVR with 50-year retention | Preserves last calibrated wiper position across power cycles without external EEPROM or backup power, simplifying system initialization. |
| Hardware WP pin with active-low logic | Provides fail-safe write protection against firmware glitches or unintended I²C traffic, eliminating need for software locks in safety-critical designs. |
| ±0.5 LSB DNL over full temperature range | Guarantees monotonic response and eliminates code skips in closed-loop control, ensuring predictable behavior in feedback systems. |
| 150,000-cycle EEPROM endurance | Supports frequent recalibration in field-deployed equipment (e.g., medical sensors, test instruments) without wear-out concerns. |
Applications
| Programmable Gain Amplifier Calibration | DC-DC Converter Feedback Divider |
|---|---|
Use Scenario: Adjusting gain of instrumentation amplifier in automated test equipment to compensate for sensor drift or channel mismatch. IC Role / Device Role / Timing Role: Dual DCP acts as digitally tunable feedback network for op-amp; one DCP sets Rf, the other sets Rin to maintain precise gain ratio. Use Value: Enables factory and field calibration without manual trimmers; 50kΩ resistance and ±4 ppm/°C tempco ensure stable gain over temperature and time. | Use Scenario: Dynamically adjusting output voltage of buck converter in adaptive power management systems. IC Role / Device Role / Timing Role: Replaces fixed resistor divider in feedback path; DCP0 controls upper resistor (RH0–RW0), DCP1 controls lower resistor (RW0–RL0). Use Value: Supports multiple output voltages from single regulator; 256-tap resolution allows <10mV steps at 5V output, while non-volatile IVR retains settings after reboot. |
| Sensor Offset & Span Adjustment | Audio Channel Balance Control |
Use Scenario: Compensating zero-point and full-scale errors in bridge-based pressure or load-cell interfaces. IC Role / Device Role / Timing Role: First DCP injects offset voltage into instrumentation amp input; second DCP scales excitation voltage applied to sensor bridge. Use Value: Eliminates mechanical trimpots prone to vibration-induced drift; 70Ω wiper resistance minimizes loading error on high-impedance sensor outputs. | Use Scenario: Implementing digital volume control with channel-matched attenuation in stereo audio DAC output stages. IC Role / Device Role / Timing Role: Each DCP operates in rheostat mode (RW–RL) as variable series attenuator; RH terminals left unconnected. Use Value: Provides true hardware-matched left/right attenuation; DCP-to-DCP matching ≤ ±2 LSB ensures ≤0.1dB channel imbalance across full 0–50kΩ range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10kΩ, 256-tap I²C DCP; no hardware WP pin; 16-lead TSSOP; ±30% RTOTAL tolerance vs. ±20% for X95820UV14I-2.7 | Not dual-channel; lacks non-volatile recall; higher resistance tolerance affects absolute accuracy in precision dividers | Select when only one potentiometer is needed and cost is prioritized over channel matching and power-up repeatability. |
| MCP45HV51-502E/ST | Dual 50kΩ, 256-tap I²C DCP with 12V tolerant pins; 14-lead TSSOP; includes shutdown mode; 100kΩ max wiper resistance vs. 200Ω max for X95820UV14I-2.7 | Supports higher voltage rails (up to 12V); wider supply range (2.7–12V); higher wiper resistance increases insertion loss in low-noise paths | Select for mixed-voltage systems requiring >5.5V operation or integrated shutdown control; avoid where sub-100Ω wiper resistance is critical. |
Compared with AD5242BRUZ10 and MCP45HV51-502E/ST, the X95820UV14I-2.7 uniquely delivers guaranteed dual-channel matching (≤±2 LSB), hardware write protection, and 50-year non-volatile retention-making it optimal for calibration-critical, maintenance-free embedded systems operating strictly within 2.7–5.5V.
Availability
X95820UV14I-2.7 is available at Aetrix Electronics and suitable for programmable gain amplifiers, DC-DC feedback networks, sensor calibration circuits, and audio balance control requiring stable component supply and long-term calibration integrity.
Supply support for X95820UV14I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based analog and mixed-signal semiconductor company specializing in power management, precision analog, and interface ICs.
The X95820 product line was designed for high-reliability, digitally programmable analog trimming in industrial, medical, and test equipment-emphasizing non-volatile configuration retention, low noise, and robust I²C control.
FAQ
What is the total resistance value of the X95820UV14I-2.7?
The X95820UV14I-2.7 has a nominal total resistance of 50kΩ between RH and RL terminals for both integrated potentiometers. This value is specified with ±20% tolerance across temperature and process variation, and is confirmed in the Analog Specifications table on page 3 of the FN8212 datasheet under RTOTAL parameter for "U" versions.
Does the X95820UV14I-2.7 retain wiper settings after power cycling?
Yes, the X95820UV14I-2.7 retains wiper positions using non-volatile Initial Value Registers (IVRs). At power-up, the device automatically loads the stored IVR values into the volatile Wiper Registers (WRs), ensuring repeatable startup behavior. IVR data retention is rated for 50 years at temperatures ≤75°C, as specified in the Operating Specifications section on page 4.
How many I²C addresses can be assigned to the X95820UV14I-2.7?
The X95820UV14I-2.7 supports up to eight unique I²C addresses using the A0, A1, and A2 hardware address pins. These three pins form a 3-bit binary address that selects one of eight possible addresses in the 0x50–0x57 range, enabling multiple X95820UV14I-2.7 devices on a single I²C bus without address conflict.
What is the maximum wiper current rating for the X95820UV14I-2.7?
The maximum wiper current rating for the X95820UV14I-2.7 is ±3.0mA per DCP, as stated in the Recommended Operating Conditions table on page 3 of the datasheet. Exceeding this limit may cause irreversible damage to the internal CMOS switches or degrade long-term reliability.
Is hardware write protection available on the X95820UV14I-2.7?
Yes, the X95820UV14I-2.7 includes a dedicated hardware write protection (WP) pin (Pin 2) that disables all I²C write operations when pulled low. When WP is high, normal read/write functionality is enabled. This feature prevents accidental or malicious register modification and is documented in the Pin Descriptions table on page 2 and the Data Protection section on page 11.
X95820UV14I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
X95820UV14I-2.7 FAQ
1.How can I place an order for X95820UV14I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X95820UV14I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X95820UV14I-2.7 reliable?
The price and inventory of X95820UV14I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95820UV14I-2.7 is usually 5 days.
3.What payment methods are accepted for X95820UV14I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95820UV14I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X95820UV14I-2.7?
X95820UV14I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X95820UV14I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X95820UV14I-2.7?
For technical support, including X95820UV14I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95820UV14I-2.7 requirements.
6.How does Aetrix verify that X95820UV14I-2.7 is sourced from the original manufacturer or authorized distributors?
All X95820UV14I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95820UV14I-2.7 meets industry standards.
7.What is the process for return or replacement of X95820UV14I-2.7?
All X95820UV14I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X95820UV14I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X95820UV14I-2.7 part is unused and in its original packaging.
Return procedure for X95820UV14I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X95820UV14I-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

