Renesas X95820UV14IZ-2.7
- Part No.:
- X95820UV14IZ-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X95820UV14IZ-2.7.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:763
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X95820UV14IZ-2.7 from Intersil is a dual digital controlled potentiometer (XDCP™) with 50kΩ total resistance per channel, 256-tap I²C interface, non-volatile initial value registers, and 14-lead TSSOP package. It operates from 2.7V to 5.5V, delivers <5µA standby current, and supports industrial temperature range (–40°C to +85°C). Used for precision analog trimming in sensor calibration, power supply feedback, and audio level control.
For engineers reviewing the X95820UV14IZ-2.7 datasheet, X95820UV14IZ-2.7 pinout, X95820UV14IZ-2.7 application, or X95820UV14IZ-2.7 equivalent, key selection criteria include dual-channel wiper register independence, I²C address configurability via A0–A2 pins, hardware write protection (WP), and guaranteed 50-year non-volatile data retention at ≤75°C.
Technical Context
The X95820UV14IZ-2.7 integrates two independent digitally controlled potentiometers on a single CMOS die, each with volatile Wiper Registers (WR) and non-volatile Initial Value Registers (IVR). Wiper position is set via I²C commands using an 8-bit address space (0–255), enabling 0.4% resolution per tap. At power-up, IVR contents are automatically loaded into corresponding WRs.
I²C communication uses a 7-bit slave address formed by A2/A1/A0 pins, supporting up to eight devices on one bus. The WP pin provides hardware-level write protection: low state disables all I²C write operations. Each DCP functions as either a three-terminal potentiometer (RH–RW–RL) or two-terminal rheostat (RW–RL or RW–RH).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 50kΩ per DCP - sets full-scale voltage divider ratio and rheostat impedance range. |
| Resolution | 256 taps (8-bit) - enables 0.4% step resolution for fine analog adjustment. |
| Wiper Resistance | 70Ω typical @ 3.3V - minimizes signal path error in low-impedance applications. |
| Supply Range | 2.7V to 5.5V - compatible with 3.3V and 5V logic systems without level shifting. |
| Standby Current | <5µA max @ 5.5V - enables ultra-low-power operation in battery-backed or always-on systems. |
| Non-volatile Endurance | 150,000 write cycles per register - supports frequent recalibration over product lifetime. |
| Temperature Range | –40°C to +85°C (industrial) - validated for automotive cabin, industrial PLC, and telecom equipment use. |
Pinout & Package
Package: 14-lead Thin Shrink Small Outline Plastic (TSSOP), RoHS-compliant Pb-free plus anneal finish, JEDEC MO-153-AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Supplies core logic and DCP bias; must be decoupled locally to minimize noise coupling into analog paths. |
| 2 WP | Hardware write protect | Active-low; when pulled low, blocks all I²C writes to volatile and non-volatile registers - critical for field reliability. |
| 3 RH0 | High terminal, DCP0 | Fixed end of DCP0 resistor string; connects to reference voltage or supply rail in voltage divider mode. |
| 4 RL0 | Low terminal, DCP0 | Fixed end of DCP0 resistor string; connects to ground or signal return in voltage divider mode. |
| 5 RW0 | Wiper terminal, DCP0 | Adjustable tap point; output node for voltage division or variable resistance between RW0–RL0/RW0–RH0. |
| 6 A2 | I²C device address bit | MSB of 3-bit hardware address; combined with A1/A0, selects one of eight possible I²C addresses (1010xxxR/W). |
| 7 SCL | I²C clock input | Master-generated clock; timing-critical - requires external pull-up and meets tLOW ≥1300ns, tHIGH ≥600ns. |
| 8 SDA | I²C bidirectional data | Open-drain; requires external pull-up; supports standard-mode (400kHz) I²C with ACK/NACK handshake. |
| 9 GND | Ground reference | Analog and digital common return; must be low-impedance and separated from noisy digital ground where precision is required. |
| 10 RW1 | Wiper terminal, DCP1 | Independent adjustable tap for second DCP; enables synchronous or independent control of two analog paths. |
| 11 RL1 | Low terminal, DCP1 | Fixed end of DCP1 resistor string; electrically isolated from RL0 - supports dual independent circuits. |
| 12 RH1 | High terminal, DCP1 | Fixed end of DCP1 resistor string; may be tied to same or different reference than RH0. |
| 13 A0 | I²C device address bit | LSB of 3-bit hardware address; allows multiple X95820UV14IZ-2.7 units on shared I²C bus without software address conflict. |
| 14 A1 | I²C device address bit | Middle bit of 3-bit hardware address; enables flexible board-level addressing without firmware reconfiguration. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent DCPs | Enables simultaneous trimming of two analog signals (e.g., gain and offset) without inter-channel crosstalk or shared register conflicts. |
| Non-volatile IVR storage | Preserves factory or system-calibrated wiper positions across power cycles - eliminates boot-time initialization routines. |
| Hardware write protection (WP) | Prevents accidental or malicious I²C writes during operation - essential for safety-critical or unattended systems. |
| 256-tap resolution with monotonicity | Guaranteed monotonic DNL ≤ ±0.5 LSB ensures no missing codes or glitches during wiper sweeps - critical for closed-loop control. |
| Ratiometric tempco (±4 ppm/°C) | Maintains stable voltage division ratio over temperature - ideal for precision sensor conditioning where reference and signal track. |
Applications
| Industrial Sensor Calibration | Programmable Power Supply Feedback |
|---|---|
|
Use Scenario: Calibrating offset and gain of a 4–20mA pressure transducer in a PLC I/O module. IC Role / Device Role / Timing Role: X95820UV14IZ-2.7 acts as dual-ratio voltage divider to adjust zero and span voltages applied to op-amp summing junctions. Use Value: Enables field recalibration via host MCU without component replacement; 50-year IVR retention avoids drift-induced recalibration. |
Use Scenario: Setting output voltage of an isolated DC-DC converter using optocoupler feedback. IC Role / Device Role / Timing Role: X95820UV14IZ-2.7 replaces mechanical trimpots in the TL431 reference divider network to support remote voltage programming. Use Value: Eliminates manual tuning; I²C interface allows dynamic voltage scaling during system test or adaptive load management. |
| Audio Channel Balance Control | Medical Instrument Gain Adjustment |
|
Use Scenario: Implementing digital volume control for stereo headphone amplifier with independent left/right channel matching. IC Role / Device Role / Timing Role: X95820UV14IZ-2.7 serves as dual rheostat in series with audio signal path to attenuate channel amplitude before amplification. Use Value: 256-step resolution provides smooth, click-free volume changes; DCP-to-DCP matching ≤ ±2 LSB ensures channel balance within 0.1dB. |
Use Scenario: Adjusting gain of ECG front-end instrumentation amplifier to accommodate varying electrode contact impedances. IC Role / Device Role / Timing Role: X95820UV14IZ-2.7 configures programmable gain resistor network in INA128-style circuit to set differential gain from 10 to 1000. Use Value: Low wiper resistance (70Ω typ.) minimizes Johnson noise contribution; 50kΩ total resistance optimizes thermal noise vs. resolution trade-off. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10kΩ DCP, I²C, 256-tap, 14-TSSOP; no hardware WP pin; 100kΩ max wiper resistance. | Lacks dual-channel integration and hardware write protection - requires two devices and external logic for WP functionality. | Select when only one channel is needed and cost-per-channel is prioritized over system-level reliability features. |
| MCP45HV51-503E/ST | Dual 50kΩ DCP, SPI interface, 256-tap, 14-TSSOP; 10V tolerant; no non-volatile IVR - defaults to mid-scale on power-up. | Requires SPI host instead of I²C; lacks persistent power-up state - necessitates MCU-initiated restore after every reset. | Select when higher voltage operation (up to 10V) is required and I²C bus loading constraints make SPI preferable. |
Compared with AD5242BRUZ10 and MCP45HV51-503E/ST, the X95820UV14IZ-2.7 uniquely combines dual 50kΩ channels, hardware write protection, and non-volatile power-up recall in an I²C-compatible 14-TSSOP package - reducing BOM count and eliminating post-boot configuration overhead.
Availability
X95820UV14IZ-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supplies, and medical instrument gain adjustment requiring stable component supply and long-term obsolescence mitigation.
Supply support for X95820UV14IZ-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, computing, and communications markets, with ISO 9001-certified manufacturing.
The X95820 family targets precision analog trimming applications where mechanical potentiometers fail due to wear, vibration, or environmental stress - delivering programmable, repeatable, and maintenance-free resistance control.
FAQ
What is the default wiper position of X95820UV14IZ-2.7 at power-up?
At power-up, the X95820UV14IZ-2.7 loads the contents of its non-volatile Initial Value Registers (IVRs) into the volatile Wiper Registers (WRs). Factory-default IVR values are 0x80 (128 decimal), placing both wipers at mid-scale - approximately 25kΩ from RH and RL terminals for the 50kΩ DCPs. This behavior occurs after VCC exceeds Vpor (1.8V min) and completes within 3ms.
Does X95820UV14IZ-2.7 support true dual-channel independent operation?
Yes, X95820UV14IZ-2.7 provides fully independent control of two 50kΩ DCPs. Each has dedicated RH, RL, and RW pins, separate volatile Wiper Registers (WR0/WR1), and individual non-volatile Initial Value Registers (IVR0/IVR1). Writes to one channel do not affect the other, and DCP-to-DCP matching is specified at ±2 LSB for voltage divider mode - confirming functional isolation.
Can X95820UV14IZ-2.7 be used in rheostat (two-terminal) mode?
Yes, X95820UV14IZ-2.7 supports rheostat configuration: connect RH to open or fixed potential, and use RW–RL as a variable resistor. Specified parameters include RINL ≤ ±1 MI, RDNL ≤ ±0.5 MI, and TCR ±45 ppm/°C - all verified in resistor mode. Total power dissipation per DCP is limited to 5mW, and wiper current must stay within ±3.0mA.
How does the WP pin function on X95820UV14IZ-2.7?
The WP pin on X95820UV14IZ-2.7 is an active-low hardware write protection input. When pulled low, it disables all I²C write operations - including volatile register updates and non-volatile IVR programming - regardless of command validity or address match. The device responds with no ACK and enters standby mode. Pulling WP high restores full I²C write capability.
What is the maximum I²C clock frequency supported by X95820UV14IZ-2.7?
X95820UV14IZ-2.7 supports standard-mode I²C up to 400kHz, as confirmed by tLOW ≥1300ns, tHIGH ≥600ns, and fSCL = 400kHz in the Operating Specifications table. It does not support fast-mode plus (1MHz) or high-speed mode. External pull-up resistors must be selected based on bus capacitance (Cb ≤ 400pF) to meet rise/fall time requirements (tR/tF ≤ 250ns).
X95820UV14IZ-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
X95820UV14IZ-2.7 FAQ
1.How can I place an order for X95820UV14IZ-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X95820UV14IZ-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X95820UV14IZ-2.7 reliable?
The price and inventory of X95820UV14IZ-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95820UV14IZ-2.7 is usually 5 days.
3.What payment methods are accepted for X95820UV14IZ-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95820UV14IZ-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X95820UV14IZ-2.7?
X95820UV14IZ-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X95820UV14IZ-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X95820UV14IZ-2.7?
For technical support, including X95820UV14IZ-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95820UV14IZ-2.7 requirements.
6.How does Aetrix verify that X95820UV14IZ-2.7 is sourced from the original manufacturer or authorized distributors?
All X95820UV14IZ-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95820UV14IZ-2.7 meets industry standards.
7.What is the process for return or replacement of X95820UV14IZ-2.7?
All X95820UV14IZ-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X95820UV14IZ-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X95820UV14IZ-2.7 part is unused and in its original packaging.
Return procedure for X95820UV14IZ-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X95820UV14IZ-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

