Renesas X95820WV14I-2.7
- Part No.:
- X95820WV14I-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X95820WV14I-2.7.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,213
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X95820WV14I-2.7 from Intersil is a dual digital controlled potentiometer (XDCP™) IC implementing two independent 256-tap, 10kΩ CMOS resistor networks with I²C interface, wiper registers, and non-volatile initial value storage-used for precision analog voltage division and rheostat control in programmable gain amplifiers, sensor calibration circuits, and DC bias adjustment.
For engineers reviewing the X95820WV14I-2.7 datasheet, X95820WV14I-2.7 pinout, X95820WV14I-2.7 application, or X95820WV14I-2.7 equivalent, key selection criteria include I²C address configurability (A0–A2), 2.7V to 5.5V supply compatibility, 70Ω typical wiper resistance at 3.3V, volatile/non-volatile register mapping, and 14-lead TSSOP package thermal and layout constraints.
Technical Context
The X95820WV14I-2.7 integrates two monolithic DCPs sharing a single I²C slave interface with configurable 7-bit address (1010xxxR/W), supporting up to eight devices per bus. Each DCP features an 8-bit volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that loads into WR at power-up after VPOR ≥ 2.6V.
Operation includes voltage-divider mode (RH–RL–RW) and rheostat mode (RW–RL or RW–RH), with monotonic DNL ≤ ±0.5 LSB and INL ≤ ±1 LSB over full tap range. Wiper position updates occur within 1 µs of SCL falling edge, and non-volatile writes require 12–20 ms with hardware write protection via active-low WP pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ ±20% - defines full-scale voltage division ratio and current-handling capability in bias networks. |
| Resolution | 256 taps (0.4% step size) - enables 8-bit granularity for fine analog tuning without external DACs. |
| Wiper Resistance | 70Ω typical @ 3.3V - limits insertion error and signal attenuation in high-impedance feedback paths. |
| Supply Range | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers and mixed-signal systems. |
| Standby Current | <5µA max @ 5.5V - enables low-power operation in battery-backed or always-on calibration subsystems. |
| Non-volatile Endurance | 150,000 write cycles - ensures long-term reliability for field-adjustable trim applications requiring infrequent updates. |
| I²C Clock Frequency | 400kHz - compatible with standard-mode I²C controllers without timing margin compromises. |
Pinout & Package
Package: 14-lead Thin Shrink Small Outline Plastic (TSSOP), RoHS-compliant, body dimensions 5.0mm × 4.4mm × 1.2mm (JEDEC MO-153-AC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC) | Power supply input | Supplies core logic and DCP array; must be decoupled near pin with 0.1µF ceramic capacitor. |
| 2 (WP) | Hardware write protect | Active-low; disables all I²C writes when pulled low-prevents accidental IVR/WR corruption during firmware updates. |
| 3 (RH0), 4 (RL0), 5 (RW0) | DCP0 high/low/wiper terminals | Form first 3-terminal potentiometer; RH0/RL0 define end-to-end resistance; RW0 provides adjustable tap point. |
| 6 (A2), 13 (A0), 14 (A1) | I²C device address inputs | Set 3-bit slave address (1010xxx); enable up to eight X95820 devices on same I²C bus without software arbitration. |
| 7 (SCL), 8 (SDA) | I²C clock and bidirectional data | Compliant with standard-mode I²C timing; require external pull-ups (2–20kΩ depending on bus capacitance). |
| 9 (GND) | Analog/digital ground reference | Single ground plane required; avoid splitting between DCP analog paths and digital I²C signals. |
| 10 (RW1), 11 (RL1), 12 (RH1) | DCP1 high/low/wiper terminals | Independent second potentiometer; identical electrical specs to DCP0-enables dual-channel matching applications. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 10kΩ DCPs in one die | Reduces board space and BOM count vs. discrete potentiometers or dual separate ICs; improves channel-to-channel matching (±2 LSB VMATCH). |
| Non-volatile IVR storage | Retains user-defined startup wiper positions across power cycles-eliminates need for host MCU initialization sequence. |
| I²C address pins A0–A2 | Enables deterministic multi-device addressing without software-configurable addresses-simplifies firmware for systems with multiple X95820 units. |
| Low wiper resistance (70Ω typ) | Minimizes loading error in high-gain op-amp feedback networks and preserves signal integrity in precision voltage dividers. |
| Industrial temperature range | Operates from –40°C to +85°C with <±4 ppm/°C ratiometric tempco-suitable for automotive cabin sensors and industrial PLC analog I/O modules. |
Applications
| Programmable Gain Amplifier | Sensor Offset Calibration |
|---|---|
|
Use Scenario: Adjusting feedback resistor ratio in instrumentation amplifier to select gain settings (1×, 10×, 100×) under MCU control. IC Role / Device Role / Timing Role: Dual DCPs configure Rf/Rin network; one sets gain, the other trims common-mode offset. Use Value: Eliminates manual potentiometer adjustment; enables factory auto-calibration and field recalibration via I²C without hardware change. |
Use Scenario: Compensating zero-point drift in bridge-based pressure or load-cell sensors across temperature. IC Role / Device Role / Timing Role: X95820WV14I-2.7 acts as digitally trimmed voltage divider injecting correction voltage into sensor excitation or amplifier reference path. Use Value: Achieves <±0.5 LSB zero-scale error stability over –40°C to +85°C using non-volatile IVR recall at power-up. |
| DC Bias Adjustment | Audio Channel Balance Control |
|
Use Scenario: Setting quiescent operating point of Class-AB audio output stage or RF power amplifier bias network. IC Role / Device Role / Timing Role: Rheostat-mode DCP (RW–RL) adjusts base/gate bias current; second DCP tunes emitter/source degeneration. Use Value: Enables dynamic thermal compensation-MCU reads temperature sensor and updates wiper positions to maintain stable IQ. |
Use Scenario: Implementing software-controlled left/right channel volume balance in professional audio mixers or DSP-based receivers. IC Role / Device Role / Timing Role: Each DCP independently controls attenuation in L/R analog signal paths prior to ADC or power amp stage. Use Value: Provides 256-step monotonic adjustment with <±0.5 LSB DNL-avoids audible stepping artifacts during real-time balance sweeps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10kΩ, 256-tap I²C DCP; no dual-channel integration; 16-lead TSSOP; 500ppm/°C TCR vs. X95820WV14I-2.7's ±45ppm/°C. | Requires two devices for dual-channel use; higher resistance drift limits precision over temperature. | Select when only one potentiometer is needed and ADI ecosystem compatibility is prioritized. |
| MCP4651T-103E/ST | Dual 10kΩ, 256-tap I²C DCP; 14-lead TSSOP; 5µA standby current; but lacks non-volatile IVR-requires host MCU to reload wipers at boot. | No power-up recall; unsuitable for unattended or battery-powered recalibration systems. | Select when cost sensitivity outweighs non-volatility requirement and host firmware can manage initialization. |
Compared with AD5242BRUZ10 and MCP4651T-103E/ST, the X95820WV14I-2.7 uniquely delivers matched dual channels with guaranteed power-up recall, lower temperature coefficient, and integrated hardware write protection-making it optimal for embedded calibration and analog trimming where reliability and zero-touch startup are critical.
Availability
X95820WV14I-2.7 is available at Aetrix Electronics and suitable for programmable gain amplifiers, sensor calibration circuits, DC bias networks, and audio channel balancing requiring stable component supply across industrial temperature ranges and long product lifecycles.
Supply support for X95820WV14I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The X95820WV14I-2.7 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in automated test equipment, industrial control systems, and medical instrumentation where repeatable, non-volatile analog tuning is essential.
FAQ
What is the default wiper position of X95820WV14I-2.7 at power-up?
At power-up, both DCP wiper registers (WR0 and WR1) reset to 80h (128 decimal), placing each wiper at mid-scale between RH and RL terminals. This occurs before non-volatile IVR recall, which then loads the stored IVR values into the WRs-so final position depends on pre-programmed IVR contents.
Does X95820WV14I-2.7 support write-protection of non-volatile memory?
Yes. The X95820WV14I-2.7 uses an active-low WP pin: when WP is held low, all I²C write operations-including volatile and non-volatile register updates-are blocked. This prevents unintended changes to IVR contents during system operation or firmware updates.
Can X95820WV14I-2.7 operate from a 2.7V supply while maintaining full 256-tap resolution?
Yes. The X95820WV14I-2.7 is fully specified from 2.7V to 5.5V. At 2.7V, it maintains monotonicity, DNL ≤ ±0.5 LSB, and INL ≤ ±1 LSB across all 256 taps-verified in both voltage-divider and rheostat modes per datasheet Figures 3–8.
How many devices can share the same I²C bus with X95820WV14I-2.7?
Up to eight X95820WV14I-2.7 devices can coexist on one I²C bus using the three hardware address pins (A0, A1, A2). Each device responds only to its unique 7-bit slave address (1010xxx), eliminating software address conflicts and simplifying multi-potentiometer system design.
What is the maximum wiper current rating for X95820WV14I-2.7?
The X95820WV14I-2.7 specifies a maximum wiper current of ±3.0mA per DCP. Exceeding this may cause localized heating, resistance drift, or accelerated wear-designs must ensure worst-case current through RW–RL or RW–RH paths remains within this limit.
X95820WV14I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
X95820WV14I-2.7 FAQ
1.How can I place an order for X95820WV14I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X95820WV14I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X95820WV14I-2.7 reliable?
The price and inventory of X95820WV14I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95820WV14I-2.7 is usually 5 days.
3.What payment methods are accepted for X95820WV14I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95820WV14I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X95820WV14I-2.7?
X95820WV14I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X95820WV14I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X95820WV14I-2.7?
For technical support, including X95820WV14I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95820WV14I-2.7 requirements.
6.How does Aetrix verify that X95820WV14I-2.7 is sourced from the original manufacturer or authorized distributors?
All X95820WV14I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95820WV14I-2.7 meets industry standards.
7.What is the process for return or replacement of X95820WV14I-2.7?
All X95820WV14I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X95820WV14I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X95820WV14I-2.7 part is unused and in its original packaging.
Return procedure for X95820WV14I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X95820WV14I-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

