Renesas X95820WV14I-2.7T1
- Part No.:
- X95820WV14I-2.7T1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X95820WV14I-2.7T1.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X95820WV14I-2.7T1 from Intersil is a dual digital controlled potentiometer (XDCP™) IC implementing two independent 256-tap, 10kΩ CMOS resistor networks with I²C interface, wiper registers, and non-volatile initial value storage-used for precision voltage divider or rheostat functions in analog signal conditioning, sensor calibration, and programmable gain control circuits.
For engineers reviewing the X95820WV14I-2.7T1 datasheet, X95820WV14I-2.7T1 pinout, X95820WV14I-2.7T1 application, or X95820WV14I-2.7T1 equivalent, key selection criteria include its 10kΩ end-to-end resistance, ±0.5 LSB DNL in voltage divider mode, 70Ω typical wiper resistance at 3.3V, 2.7–5.5V supply range, and 14-lead TSSOP package with hardware write protection (WP) and three address pins enabling up to eight devices on one I²C bus.
Technical Context
The X95820WV14I-2.7T1 integrates two monolithic DCPs sharing a single I²C slave interface, each with an 8-bit volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR). At power-up, both WRs are loaded from their respective IVRs, defaulting to 0x80 (mid-scale), and the device enters standby with <5µA ICC.
Its I²C protocol supports standard-mode (400kHz) operation with address pins A0–A2, hardware write protection via active-low WP, and memory-mapped access to WR/IVR and general-purpose registers. The DCPs operate in either three-terminal voltage divider or two-terminal variable resistor mode, with monotonic wiper movement and ratiometric temperature coefficient of ±4 ppm/°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 10kΩ per DCP - sets full-scale voltage division ratio and current-handling capability in rheostat mode. |
| Resolution | 256 taps (0.4% step size) - enables fine-grained analog adjustment with 8-bit digital control. |
| Wiper Resistance | 70Ω typical at 3.3V - minimizes insertion error in low-impedance feedback paths. |
| I²C Interface | Standard-mode (400kHz), 3 address pins (A0–A2) - supports up to 8 devices per bus without address conflict. |
| Power Supply | 2.7V to 5.5V - compatible with 3.3V and 5V logic systems and mixed-voltage designs. |
| Standby Current | <5µA max at 5.5V - enables ultra-low-power operation in battery-backed or energy-sensitive applications. |
| Non-volatile Endurance | 150,000 write cycles per register - ensures long-term reliability for field-programmable calibration data. |
Pinout & Package
Package: 14-lead Thin Shrink Small Outline Plastic (TSSOP), RoHS-compliant, Pb-free plus anneal finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Supplies core logic and DCP bias; must be decoupled near pin with 0.1µF ceramic capacitor. |
| 2 WP | Hardware write protect | Active-low; disables all I²C writes when pulled LOW, preventing accidental register corruption. |
| 3 RH0 | High terminal, DCP0 | Fixed end of DCP0 resistor string; connects to reference voltage or supply rail in divider mode. |
| 4 RL0 | Low terminal, DCP0 | Fixed end of DCP0 resistor string; connects to ground or signal return in divider mode. |
| 5 RW0 | Wiper terminal, DCP0 | Adjustable tap point; output node for voltage division or variable resistance between RW0–RL0 or RW0–RH0. |
| 6 A2 | I²C device address bit | MSB of 3-bit hardware address; combined with A1/A0 to select one of eight possible slave addresses (0xA0–0xAE). |
| 7 SCL | I²C clock input | Driven by master; synchronizes all serial data transfers; requires external pull-up resistor (2–20kΩ depending on bus capacitance). |
| 8 SDA | I²C bidirectional data | Open-drain I/O; shares bus with other slaves; requires external pull-up resistor matching SCL. |
| 9 GND | Ground reference | Primary return path for VCC, DCP terminals, and I²C interface; must be low-impedance connection. |
| 10 RW1 | Wiper terminal, DCP1 | Independent adjustable tap for second DCP; enables dual-channel gain/offset tuning without cross-talk. |
| 11 RL1 | Low terminal, DCP1 | Fixed end of DCP1 resistor string; electrically isolated from RL0 but shares same GND reference. |
| 12 RH1 | High terminal, DCP1 | Fixed end of DCP1 resistor string; may be tied to same VCC as RH0 or to separate reference. |
| 13 A0 | I²C device address bit | LSB of 3-bit hardware address; determines unique I²C slave address when combined with A1/A2. |
| 14 A1 | I²C device address bit | Middle bit of 3-bit hardware address; enables flexible multi-device bus configuration. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 10kΩ DCPs in single TSSOP | Reduces board space and BOM count vs. discrete potentiometers or two separate ICs; enables matched performance between channels. |
| Non-volatile IVR storage | Preserves user-defined startup wiper positions across power cycles without external EEPROM or firmware initialization. |
| ±0.5 LSB differential non-linearity | Ensures monotonic response and predictable transfer function in closed-loop control and precision scaling applications. |
| Hardware write protection (WP) | Prevents unintended register changes during system operation or noise events-no software overhead required. |
| Ratiometric tempco of ±4 ppm/°C | Maintains stable voltage division ratio over temperature, critical for sensor front-ends and reference trimming. |
| 2.7V minimum operating voltage | Supports direct interfacing with low-voltage microcontrollers and battery-powered systems without level-shifting. |
Applications
| Audio Signal Level Control | Sensor Offset Calibration |
|---|---|
|
Use Scenario: Programmable volume control in portable audio codecs or headphone amplifiers requiring silent, glitch-free attenuation. IC Role / Device Role / Timing Role: Dual DCP acts as digitally tuned voltage dividers setting gain for left/right audio channels independently. Use Value: Eliminates mechanical pot wear and manual calibration; 256-step resolution enables smooth, repeatable volume curves with zero audible pop. |
Use Scenario: Compensating thermal drift in bridge-based pressure or load-cell sensors within industrial transmitters. IC Role / Device Role / Timing Role: One DCP adjusts offset null in instrumentation amplifier feedback path; second tunes reference voltage scaling. Use Value: Enables one-time factory calibration stored in non-volatile IVRs; maintains accuracy over -40°C to +85°C without recalibration. |
| Programmable Gain Amplifier | Power Supply Trim |
|
Use Scenario: Configurable gain stages in medical ECG front-ends where dynamic range must adapt to patient impedance variations. IC Role / Device Role / Timing Role: DCP configured as two-terminal variable resistor in op-amp feedback loop to set closed-loop gain. Use Value: Achieves precise, software-controlled gain steps (e.g., 1×, 5×, 10×) with <0.5 LSB DNL ensuring consistent signal fidelity across settings. |
Use Scenario: Fine-tuning output voltage of DC-DC converters in telecom base station power modules. IC Role / Device Role / Timing Role: DCP used as adjustable resistor in feedback divider network of voltage-mode controller IC. Use Value: Allows post-manufacturing trim to ±0.5% tolerance; non-volatile storage retains setting through power cycling and thermal stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10kΩ DCP, I²C interface, 24-lead TSSOP, 1024-tap resolution, no hardware WP pin. | Lacks dual-channel integration and write-protection pin; requires PCB redesign for channel count and layout. | Select when higher resolution (10-bit) is prioritized over dual-channel convenience and hardware safety features. |
| MCP45HV51-103E/ST | Dual 10kΩ DCP, SPI interface, 14-lead TSSOP, 256-tap, 5.5V tolerant, no non-volatile IVR. | Requires SPI host instead of I²C; lacks power-on recall-needs MCU firmware to restore wiper state after reset. | Select when existing design uses SPI peripherals and can accommodate software-based initialization sequence. |
Compared with AD5242BRUZ10 and MCP45HV51-103E/ST, the X95820WV14I-2.7T1 uniquely delivers dual-channel I²C control with hardware write protection and non-volatile startup values in the same 14-lead footprint-reducing firmware complexity and improving system robustness in calibration-critical applications.
Availability
X95820WV14I-2.7T1 is available at Aetrix Electronics and suitable for audio signal conditioning, sensor calibration, programmable gain amplification, and power supply trimming requiring stable component supply and long-term traceability.
Supply support for X95820WV14I-2.7T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in precision analog, power management, and interface ICs for industrial, communications, and computing markets.
The X95820WV14I-2.7T1 belongs to Intersil's XDCP™ family of digital potentiometers, designed specifically for replacing mechanical pots in high-reliability, programmable analog signal-path applications where non-volatility, low noise, and I²C simplicity are essential.
FAQ
What is the default wiper position of the X95820WV14I-2.7T1 at power-up?
At power-up, the X95820WV14I-2.7T1 loads the contents of its non-volatile Initial Value Registers (IVRs) into the volatile Wiper Registers (WRs), defaulting both DCPs to 0x80 (128 decimal), placing the wipers at mid-scale between RH and RL. This behavior is guaranteed across the full -40°C to +85°C industrial temperature range and occurs within 3ms after VCC exceeds 1.8V.
Does the X95820WV14I-2.7T1 support true 10kΩ end-to-end resistance across temperature?
Yes, the X95820WV14I-2.7T1 specifies ±20% resistance tolerance at 25°C and exhibits a resistance temperature coefficient (TCR) of ±45 ppm/°C in rheostat mode. Measured end-to-end resistance change remains within ±1.5% over -40°C to +85°C at 5.5V, confirming stable 10kΩ operation in real-world thermal environments.
Can the X95820WV14I-2.7T1 be used in a 2-wire rheostat configuration?
Yes, the X95820WV14I-2.7T1 supports two-terminal rheostat operation: connect RH to the signal source and RW to the load (leaving RL open), or RL to ground and RW to the load (leaving RH open). Each DCP delivers monotonic resistance from ~70Ω (wiper at extreme) to 10kΩ (wiper at opposite end), with ≤0.5 LSB DNL ensuring predictable step response.
How does hardware write protection (WP pin) affect I²C communication on the X95820WV14I-2.7T1?
When the WP pin is pulled LOW, the X95820WV14I-2.7T1 ignores all incoming I²C write commands-including volatile and non-volatile register writes-and responds with no ACK. Read operations remain fully functional. This provides fail-safe register locking independent of firmware state, critical for protecting calibrated settings in deployed systems.
What is the maximum capacitive load the X95820WV14I-2.7T1 I²C bus can drive?
The X95820WV14I-2.7T1 supports total SDA/SCL bus capacitance up to 400pF, with rise/fall times specified at ≤250ns. For 400pF loading, external pull-up resistors should be 2–2.5kΩ; for 40pF, 15–20kΩ is recommended. Exceeding 400pF may violate tR/tF timing and cause communication failures at 400kHz.
X95820WV14I-2.7T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
X95820WV14I-2.7T1 FAQ
1.How can I place an order for X95820WV14I-2.7T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X95820WV14I-2.7T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X95820WV14I-2.7T1 reliable?
The price and inventory of X95820WV14I-2.7T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95820WV14I-2.7T1 is usually 5 days.
3.What payment methods are accepted for X95820WV14I-2.7T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95820WV14I-2.7T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X95820WV14I-2.7T1?
X95820WV14I-2.7T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X95820WV14I-2.7T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X95820WV14I-2.7T1?
For technical support, including X95820WV14I-2.7T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95820WV14I-2.7T1 requirements.
6.How does Aetrix verify that X95820WV14I-2.7T1 is sourced from the original manufacturer or authorized distributors?
All X95820WV14I-2.7T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95820WV14I-2.7T1 meets industry standards.
7.What is the process for return or replacement of X95820WV14I-2.7T1?
All X95820WV14I-2.7T1 units undergo pre-shipment inspection (PSI). If there is an issue with X95820WV14I-2.7T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X95820WV14I-2.7T1 part is unused and in its original packaging.
Return procedure for X95820WV14I-2.7T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X95820WV14I-2.7T1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

