Renesas X95820WV14IZ-2.7
- Part No.:
- X95820WV14IZ-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X95820WV14IZ-2.7.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X95820WV14IZ-2.7 from Intersil is a dual digital controlled potentiometer (XDCP™) with I²C interface, 256-tap resolution, 10 kΩ end-to-end resistance, and non-volatile wiper position storage-used for precision analog voltage division and rheostat-mode adjustments in sensor calibration and audio level control circuits.
For engineers reviewing the X95820WV14IZ-2.7 datasheet, X95820WV14IZ-2.7 pinout, X95820WV14IZ-2.7 application, or X95820WV14IZ-2.7 equivalent, this page delivers verified electrical specs, I²C timing constraints, wiper register behavior, power-up recall behavior, and real-world design implications for embedded analog tuning.
Technical Context
The X95820WV14IZ-2.7 integrates two independent 8-bit volatile Wiper Registers (WR0/WR1) and corresponding non-volatile Initial Value Registers (IVR0/IVR1), enabling persistent wiper state across power cycles. Each DCP supports both voltage divider mode (RH–RL–RW) and rheostat mode (RW–RL or RW–RH).
I²C communication uses a 7-bit slave address formed by A2/A1/A0 pins (up to eight devices per bus), with hardware write protection via active-low WP pin. Power-on recall loads IVR contents into WRs within 3 ms after VCC exceeds 1.8 V, and standby current remains below 5 µA at 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 10 kΩ - defines full-scale analog range for voltage division or variable resistance applications. |
| Resolution | 256 taps (0.4% step size) - enables fine-grained analog adjustment with ±1 LSB integral non-linearity. |
| Wiper resistance | 70 Ω typical at 3.3 V - limits signal path error and loading effects in high-impedance circuits. |
| I²C interface | Standard/fast-mode (400 kHz), 7-bit address with A2/A1/A0 - supports multi-device bus configuration without arbitration conflict. |
| Supply voltage | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic systems; power-on recall activates at ≥1.8 V. |
| Non-volatile endurance | 150,000 write cycles per register - ensures long-term reliability in field-programmable calibration use cases. |
| Temperature range | −40°C to +85°C (industrial) - validated for operation in automotive cabin electronics and industrial control environments. |
Pinout & Package
14-lead TSSOP (Thin Shrink Small Outline Plastic) package, RoHS-compliant Pb-free plus anneal finish, 5.0 mm × 4.4 mm body, 0.65 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Supplies core logic and DCP bias; must be decoupled near pin with 0.1 µF ceramic capacitor. |
| 2 WP | Hardware write protect | Active-low; disables all I²C writes when pulled low-prevents accidental register corruption during firmware updates. |
| 3 RH0 | High terminal of DCP0 | Fixed end of first potentiometer; connects to reference voltage (e.g., VCC) in voltage divider mode. |
| 4 RL0 | Low terminal of DCP0 | Fixed end of first potentiometer; connects to ground or signal return in voltage divider or rheostat mode. |
| 5 RW0 | Wiper terminal of DCP0 | Adjustable tap point; output node for voltage division or variable resistance path; 70 Ω typical series resistance. |
| 6 A2 | I²C device address bit | MSB of 3-bit hardware address; sets unique slave ID alongside A1 and A0 for multi-drop bus operation. |
| 7 SCL | I²C clock input | Master-generated clock; timing-critical-requires external pull-up and meets tLOW ≥1300 ns, tHIGH ≥600 ns. |
| 8 SDA | I²C bidirectional data | Open-drain interface; requires external pull-up; supports ACK/NACK handshaking and multi-byte read/write sequences. |
| 9 GND | Ground reference | Analog and digital common return; must be low-impedance and separated from noisy digital ground if possible. |
| 10 RW1 | Wiper terminal of DCP1 | Independent adjustable node for second potentiometer; identical electrical behavior to RW0. |
| 11 RL1 | Low terminal of DCP1 | Fixed end of second potentiometer; electrically isolated from RL0 but shares same GND net in most designs. |
| 12 RH1 | High terminal of DCP1 | Fixed end of second potentiometer; may connect to same VCC as RH0 or separate reference for differential tuning. |
| 13 A0 | I²C device address bit | LSB of 3-bit hardware address; allows up to eight X95820 devices on one I²C bus without software address conflict. |
| 14 A1 | I²C device address bit | Mid-bit of 3-bit hardware address; combined with A0/A2, determines unique 7-bit I²C slave address. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent DCPs | Two fully isolated 10 kΩ, 256-tap potentiometers on one die-enables stereo audio balance or dual-sensor offset trimming without inter-channel crosstalk. |
| Non-volatile wiper storage | IVR0/IVR1 retain last-set wiper positions for >50 years at ≤75°C-eliminates need for host MCU to reinitialize at boot. |
| Hardware write protection | WP pin disables all I²C writes when asserted low-prevents runtime corruption during ESD events or firmware glitches. |
| Low-power standby | ≤5 µA ICC at 5.5 V-suitable for battery-powered instruments requiring months of quiescent operation between calibrations. |
| Ratiometric temperature stability | ±4 ppm/°C TCV in voltage divider mode-ensures stable attenuation ratio across −40°C to +85°C without external compensation. |
Applications
| Audio Signal Level Control | Sensor Offset Calibration |
|---|---|
|
Use Scenario: Adjusting left/right channel gain in portable audio codecs before ADC input. IC Role / Device Role / Timing Role: Dual DCP acts as digitally programmable voltage divider for analog line-level signals; each channel uses one DCP (DCP0/DCP1) independently. Use Value: Enables factory-trimmed channel matching and user-adjustable volume without mechanical pots or EEPROM-based DACs. |
Use Scenario: Compensating zero-point drift in bridge-based pressure sensors. IC Role / Device Role / Timing Role: One DCP (e.g., DCP0) injects calibrated offset voltage into sensor bridge leg; second DCP (DCP1) adjusts reference voltage for ratiometric scaling. Use Value: Achieves <±0.5 LSB zero-scale error over temperature using non-volatile IVR storage-no host MCU intervention required post-calibration. |
| Programmable Power Supply Feedback | Industrial Analog Output Scaling |
|
Use Scenario: Dynamically adjusting output voltage of DC-DC converter via feedback resistor divider. IC Role / Device Role / Timing Role: DCP replaces fixed upper/lower feedback resistors; wiper position sets VOUT = VREF × (1 + RUP/RLOW) in real time. Use Value: Supports remote voltage reconfiguration via I²C without hardware change; wiper response time <1 µs ensures fast transient settling. |
Use Scenario: Scaling 0–10 V analog outputs from PLC modules to match actuator input ranges. IC Role / Device Role / Timing Role: DCP configured as rheostat in series with output buffer to attenuate full-scale voltage; second DCP adjusts reference for fine zero/span tuning. Use Value: Delivers ±0.2% full-scale accuracy with 10 kΩ total resistance-meets industrial 4–20 mA transmitter calibration requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10 kΩ DCP, I²C, 256 taps, 24-lead TSSOP; no hardware WP pin; 300 ppm/°C TCR vs. X95820's ±45 ppm/°C. | Lacks dual-DPC integration-requires two devices for stereo/sensor dual-channel use; higher resistance drift affects precision voltage division. | Select when single-channel operation suffices and board space permits larger package; verify WP functionality is handled in firmware. |
| MCP45HV51-103E/ST | Dual 10 kΩ DCP, SPI interface, 256 taps, 14-lead TSSOP; supports 12 V tolerant DCP pins; no non-volatile IVR-wiper resets to midscale on power-up. | Requires SPI host instead of I²C; lacks persistent wiper state-necessitates MCU initialization at every power cycle. | Prefer for high-voltage analog paths (>5.5 V); avoid where power-loss retention or I²C bus compatibility is mandatory. |
Compared with AD5242BRUZ10 and MCP45HV51-103E/ST, the X95820WV14IZ-2.7 uniquely combines dual-channel integration, hardware write protection, non-volatile wiper recall, and ultra-stable ratiometric performance-making it optimal for unattended, field-calibrated analog systems.
Availability
X95820WV14IZ-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, audio equipment manufacturing, and programmable power supply design requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for X95820WV14IZ-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based analog and mixed-signal IC designer known for precision data converters, power management, and interface solutions.
The X95820 product line targets digitally programmable analog tuning in space-constrained, low-power systems-designed specifically for replacing mechanical potentiometers in industrial, medical, and audio applications where repeatability and non-volatility matter.
FAQ
What is the default wiper position of X95820WV14IZ-2.7 at power-up?
At power-up, the X95820WV14IZ-2.7 initializes both volatile Wiper Registers (WR0 and WR1) to 0x80 (128 decimal), placing each wiper at mid-scale between RH and RL. This occurs after VCC exceeds 1.8 V and completes within 3 ms, followed by automatic loading of non-volatile IVR values if previously stored.
Can X95820WV14IZ-2.7 operate reliably at 2.7 V supply?
Yes, X95820WV14IZ-2.7 is fully specified for 2.7 V to 5.5 V operation. At 2.7 V, standby current is ≤2 µA, wiper resistance is 70 Ω typical, and I²C timing parameters (e.g., tLOW ≥1300 ns) remain valid-enabling direct use in 2.7 V battery-powered instrumentation.
How does the WP pin affect I²C write operations on X95820WV14IZ-2.7?
The WP pin on X95820WV14IZ-2.7 is active-low hardware write protection. When WP is low, the device ignores all I²C write commands-including volatile and non-volatile register writes-and responds with no ACK. Writes resume only when WP is returned high.
What is the maximum clock frequency supported by the I²C interface of X95820WV14IZ-2.7?
The X95820WV14IZ-2.7 supports standard and fast-mode I²C up to 400 kHz. Its timing specifications-including tLOW ≥1300 ns and tHIGH ≥600 ns-are guaranteed across the full operating temperature range (−40°C to +85°C) and supply range (2.7 V to 5.5 V).
Does X95820WV14IZ-2.7 support true dual independent potentiometer operation?
Yes, X95820WV14IZ-2.7 provides two electrically isolated DCPs (DCP0 and DCP1), each with dedicated RH/RL/RW pins and independent Wiper Registers (WR0/WR1) and Initial Value Registers (IVR0/IVR1). Channel-to-channel matching is ±2 LSB in voltage divider mode.
X95820WV14IZ-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
X95820WV14IZ-2.7 FAQ
1.How can I place an order for X95820WV14IZ-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X95820WV14IZ-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X95820WV14IZ-2.7 reliable?
The price and inventory of X95820WV14IZ-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95820WV14IZ-2.7 is usually 5 days.
3.What payment methods are accepted for X95820WV14IZ-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95820WV14IZ-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X95820WV14IZ-2.7?
X95820WV14IZ-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X95820WV14IZ-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X95820WV14IZ-2.7?
For technical support, including X95820WV14IZ-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95820WV14IZ-2.7 requirements.
6.How does Aetrix verify that X95820WV14IZ-2.7 is sourced from the original manufacturer or authorized distributors?
All X95820WV14IZ-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95820WV14IZ-2.7 meets industry standards.
7.What is the process for return or replacement of X95820WV14IZ-2.7?
All X95820WV14IZ-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X95820WV14IZ-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X95820WV14IZ-2.7 part is unused and in its original packaging.
Return procedure for X95820WV14IZ-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X95820WV14IZ-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

