Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Digital Potentiometers

Renesas X95840UV20I-2.7

Name: X95840UV20I-2.7
Brand: Renesas
SKU: X95840UV20I-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: X95840UV20I-2.7

Manufacturer:: Renesas

Category:: Digital Potentiometers

Package:: 20-TSSOP (0.173", 4.40mm Width)

Datasheet:: X95840UV20I-2.7.pdf

Description:: IC DGT POT 50KOHM 256TAP 20TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,831

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

X95840UV20I-2.7 from Intersil is a quad digital controlled potentiometer (XDCP™) IC implementing four independent 256-tap, 50kΩ CMOS resistor networks with I²C interface, volatile wiper registers, and non-volatile initial value registers-used for precision analog voltage division and rheostat control in programmable gain amplifiers, sensor calibration, and DC bias adjustment.

For engineers reviewing the X95840UV20I-2.7 datasheet, X95840UV20I-2.7 pinout, X95840UV20I-2.7 application, or X95840UV20I-2.7 equivalent, key selection criteria include 50kΩ end-to-end resistance, 20-pin TSSOP package, I²C addressability via A0–A2 pins, hardware write protection (WP), and industrial temperature range (–40°C to +85°C).

Technical Context

The X95840UV20I-2.7 integrates four monolithic DCPs sharing a single I²C slave interface with configurable device addressing (A0–A2), enabling up to eight devices on one bus. Each DCP features independent 8-bit volatile Wiper Registers (WR) and non-volatile Initial Value Registers (IVR), with power-up recall of IVR values into WRs.

Operation supports both voltage divider mode (RH–RL–RW) and rheostat mode (RW–RL or RW–RH), with monotonic 0.4% resolution (1/256), ±4 ppm/°C ratiometric tempco in divider mode, and <5 µA standby current at 5.5 V-optimized for low-noise, low-power analog trimming in embedded systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Total Resistance	50 kΩ - defines maximum end-to-end resistance per DCP; sets gain/bias scaling range in amplifier feedback or sensor bridge circuits.
Resolution	256 taps (8-bit) - enables 0.4% step resolution; supports fine-grained analog parameter tuning without mechanical wear.
Wiper Resistance	70 Ω typical @ 3.3 V - low series impedance minimizes signal path error in precision voltage divider configurations.
I²C Interface	Standard-mode (400 kHz), 3 address pins - allows multi-device bus configuration; supports host microcontroller-based calibration without dedicated DAC peripherals.
Supply Range	2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic/system rails; ensures operation across industrial and mixed-signal platforms.
Non-volatile Endurance	150,000 write cycles - guarantees long-term reliability for field-programmable calibration data storage without external EEPROM.
Temperature Range	–40°C to +85°C - qualified for industrial environments; maintains specified INL/DNL and resistance matching across full operating range.

Pinout & Package

Package: 20-lead Thin Shrink Small Outline Package (TSSOP), RoHS-compliant, body dimensions 6.5 mm × 4.4 mm × 1.2 mm (D × E1 × A2), 0.65 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
RH3, RH2, RH1, RH0	High terminal of DCP3–DCP0	Fixed voltage reference node for each potentiometer; connects to supply or signal source in voltage divider mode.
RL3, RL2, RL1, RL0	Low terminal of DCP3–DCP0	Ground or return node for each potentiometer; establishes lower rail for adjustable voltage or resistance paths.
RW3, RW2, RW1, RW0	Wiper terminal of DCP3–DCP0	Adjustable output node; position controlled by 8-bit WR; delivers tapped voltage or variable resistance to downstream circuitry.
SDA, SCL	I²C bidirectional data/clock	Standard open-drain interface; requires external pull-ups; enables serial configuration and real-time wiper updates.
A0, A1, A2	I²C device address inputs	Hardware-configurable 3-bit address; supports up to eight X95840 devices on same I²C bus without software arbitration.
WP	Write protect input	Active-low hardware lock; prevents accidental writes to volatile/non-volatile registers during system operation or noise events.
VCC, GND	Power supply and ground	Single 2.7–5.5 V supply; decoupling capacitor required near VCC pin to suppress switching noise on analog paths.

Key Features

Feature	Design Value
Quad 50kΩ DCPs in one die	Reduces board space vs. discrete potentiometers or multiple single-channel ICs; enables matched performance across four channels.
Non-volatile IVR storage	Preserves factory or field-calibrated wiper positions across power cycles-eliminates boot-time reinitialization in safety-critical systems.
Hardware write protection (WP)	Prevents register corruption during ESD events or firmware glitches; no software dependency required for robustness.
0.4% tap resolution & ±0.5 LSB DNL	Ensures monotonic response and predictable gain/bias steps; critical for closed-loop control and sensor linearization accuracy.
±2 LSB DCP-to-DCP matching	Guarantees consistent behavior across all four channels-essential for multi-channel instrumentation and balanced signal conditioning.

Applications

Programmable Gain Amplifier	Sensor Offset Calibration
Use Scenario: Adjusting feedback network resistance in op-amp circuits to dynamically set gain for varying input signal ranges. IC Role / Device Role / Timing Role: Four independent DCPs configure gain-setting resistors for multi-range amplifier stages or channel-matched instrumentation amps. Use Value: Enables software-selectable gain without relays or manual trimmers; 50kΩ resistance and 70Ω wiper minimize gain error and thermal drift.	Use Scenario: Compensating zero-point drift in pressure, temperature, or load-cell sensors before ADC digitization. IC Role / Device Role / Timing Role: Acts as precision rheostat in sensor bridge nulling or op-amp summing junction to inject calibrated offset correction. Use Value: Non-volatile IVR retains calibration across power loss; ±2 LSB matching ensures identical offset across multi-sensor arrays.
DC Bias Adjustment	LED Current Control
Use Scenario: Setting reference voltages for comparators, ADC references, or bias points in RF front-end LNA stages. IC Role / Device Role / Timing Role: Functions as voltage divider between VCC and GND to generate stable, digitally adjustable DC bias nodes. Use Value: 0.4% resolution and ±4 ppm/°C ratiometric tempco maintain accuracy over temperature; low 5 µA standby current extends battery life.	Use Scenario: Regulating constant current through high-brightness LEDs in display backlight or automotive lighting modules. IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor (RW–RL) in series with LED anode to adjust forward current without PWM flicker. Use Value: 50kΩ range supports wide current tuning (e.g., 1–100 mA); 150k-cycle endurance ensures >10-year field reliability under frequent recalibration.

Programmable Gain Amplifier

Sensor Offset Calibration

Use Scenario: Adjusting feedback network resistance in op-amp circuits to dynamically set gain for varying input signal ranges.

IC Role / Device Role / Timing Role: Four independent DCPs configure gain-setting resistors for multi-range amplifier stages or channel-matched instrumentation amps.

Use Value: Enables software-selectable gain without relays or manual trimmers; 50kΩ resistance and 70Ω wiper minimize gain error and thermal drift.

Use Scenario: Compensating zero-point drift in pressure, temperature, or load-cell sensors before ADC digitization.

IC Role / Device Role / Timing Role: Acts as precision rheostat in sensor bridge nulling or op-amp summing junction to inject calibrated offset correction.

Use Value: Non-volatile IVR retains calibration across power loss; ±2 LSB matching ensures identical offset across multi-sensor arrays.

DC Bias Adjustment

LED Current Control

Use Scenario: Setting reference voltages for comparators, ADC references, or bias points in RF front-end LNA stages.

IC Role / Device Role / Timing Role: Functions as voltage divider between VCC and GND to generate stable, digitally adjustable DC bias nodes.

Use Value: 0.4% resolution and ±4 ppm/°C ratiometric tempco maintain accuracy over temperature; low 5 µA standby current extends battery life.

Use Scenario: Regulating constant current through high-brightness LEDs in display backlight or automotive lighting modules.

IC Role / Device Role / Timing Role: Configured as two-terminal variable resistor (RW–RL) in series with LED anode to adjust forward current without PWM flicker.

Use Value: 50kΩ range supports wide current tuning (e.g., 1–100 mA); 150k-cycle endurance ensures >10-year field reliability under frequent recalibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar digital potentiometer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD5204BRUZ10	Quad 10kΩ DCP, SPI interface, no hardware WP pin, 14-lead TSSOP	Lacks I²C compatibility and write protection; requires SPI host and additional GPIO for lockout	Select when SPI-native systems exist and 10kΩ resistance suffices; avoid if I²C bus loading or hardware security is required.
MCP42050-I/P	Dual 50kΩ DCP, SPI interface, 14-pin PDIP/SOIC, no non-volatile IVR retention	Only two channels; volatile-only wiper settings lost at power-down; no auto-recall on startup	Choose for cost-sensitive dual-channel use where recalibration at boot is acceptable; not suitable for unattended or safety-critical recalibration.

Compared with AD5204BRUZ10 and MCP42050-I/P, the X95840UV20I-2.7 uniquely combines quad 50kΩ channels, I²C addressability, hardware write protection, and non-volatile power-up recall-making it optimal for industrial calibration, multi-sensor systems, and maintenance-free analog tuning.

Availability

X95840UV20I-2.7 is available at Aetrix Electronics and suitable for programmable gain amplifiers, sensor calibration systems, DC bias networks, and LED current control requiring stable component supply, long-term calibration retention, and industrial-grade temperature performance.

Supply support for X95840UV20I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, communications, and computing markets, with ISO 9001-certified manufacturing.

The X95840 product line delivers digitally programmable analog functions-including quad DCPs with non-volatile memory-for precision trimming, calibration, and adaptive signal conditioning in resource-constrained embedded systems.

FAQ

What is the total resistance and tolerance of the X95840UV20I-2.7?

The X95840UV20I-2.7 has a nominal total resistance of 50 kΩ per DCP with a tolerance of ±20%. This value is specified for the U-version (as indicated by "U" in the part number) and applies across the full operating temperature range of –40°C to +85°C. The resistance remains stable with ±45 ppm/°C temperature coefficient in rheostat mode.

Does the X95840UV20I-2.7 retain wiper settings after power cycling?

Yes-the X95840UV20I-2.7 automatically loads wiper positions from its non-volatile Initial Value Registers (IVRs) into volatile Wiper Registers (WRs) at power-up. The IVRs are pre-programmed to 0x80 (mid-scale) and can be updated via I²C; data retention is guaranteed for 50 years at ≤75°C.

How many devices can share the same I²C bus with the X95840UV20I-2.7?

Up to eight X95840UV20I-2.7 devices can operate on a single I²C bus using the three hardware address pins A0, A1, and A2. Each device responds only to its unique 7-bit slave address (1010xxxR/W), enabling scalable multi-channel analog control without address conflicts.

What is the function of the WP pin on the X95840UV20I-2.7?

The WP (Write Protect) pin on the X95840UV20I-2.7 is an active-low hardware lock that disables all I²C write operations-including volatile and non-volatile register updates-when pulled LOW. This prevents unintended configuration changes during system noise, reset, or firmware anomalies.

What package type and lead count does the X95840UV20I-2.7 use?

The X95840UV20I-2.7 uses a 20-lead Thin Shrink Small Outline Package (TSSOP) with 0.65 mm pitch, body size 6.5 mm × 4.4 mm × 1.2 mm. It is RoHS-compliant and available in both standard and Pb-free plus anneal variants per ordering suffix.

X95840UV20I-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: XDCP™

Package/Case:: 20-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Taper:: Linear

Configuration:: Potentiometer

Number of Circuits:: 4

Number of Taps:: 256

Resistance (Ohms):: 50k

Interface:: I2C

Memory Type:: Non-Volatile

Voltage - Supply:: 2.7V ~ 5.5V

Features:: Selectable Address

Tolerance:: ±20%

Temperature Coefficient (Typ):: ±45ppm/°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 20-TSSOP

Operating Temperature:: -40°C ~ 85°C

Resistance - Wiper (Ohms) (Typ):: 70

X95840UV20I-2.7 FAQ

1.How can I place an order for X95840UV20I-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for X95840UV20I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for X95840UV20I-2.7 reliable?

The price and inventory of X95840UV20I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X95840UV20I-2.7 is usually 5 days.

3.What payment methods are accepted for X95840UV20I-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X95840UV20I-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for X95840UV20I-2.7?

X95840UV20I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your X95840UV20I-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for X95840UV20I-2.7?

For technical support, including X95840UV20I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X95840UV20I-2.7 requirements.

6.How does Aetrix verify that X95840UV20I-2.7 is sourced from the original manufacturer or authorized distributors?

All X95840UV20I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X95840UV20I-2.7 meets industry standards.

7.What is the process for return or replacement of X95840UV20I-2.7?

All X95840UV20I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X95840UV20I-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The X95840UV20I-2.7 part is unused and in its original packaging.

Return procedure for X95840UV20I-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…