Renesas X9C104P-3
- Part No.:
- X9C104P-3
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
X9C104P-3.pdf
- Description:
- IC DGTL POT 100KOHM 100TAP 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9C104P-3 from Renesas Electronics is a digitally controlled potentiometer (XDCP™) implementing a 100-kΩ end-to-end resistance with 100 wiper tap points, nonvolatile wiper position storage, and three-wire serial interface (CS/U/D/INC). It functions as a solid-state replacement for mechanical potentiometers in precision analog trimming, voltage divider, and variable resistor applications requiring power-up recall and long-term setting retention.
For engineers reviewing the X9C104P-3 datasheet, X9C104P-3 pinout, X9C104P-3 application, or X9C104P-3 equivalent, key selection criteria include its ±20% end-to-end resistance tolerance, -5V to +5V terminal voltage range, 40 Ω typical wiper resistance, 750 µA max standby current, and compatibility with 5 V ±10% supply - all critical for stable analog control in industrial and embedded systems.
Technical Context
The X9C104P-3 integrates a 99-element resistor array with make-before-break wiper switching, a 7-bit up/down counter, and nonvolatile memory for wiper position storage. Its three-wire interface uses negative-edge-triggered INC, level-sensitive U/D, and active-low CS to control wiper movement and initiate store operations.
Operation relies on internal charge pump circuitry enabling ±5 V analog terminal voltages while powered from a single 5 V supply. Wiper position resolution is 1% (1/99 of RTOTAL), with absolute linearity ±1 MI and relative linearity ±0.2 MI - confirmed across the full 0°C to +70°C commercial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100 kΩ ±20% - defines full-scale analog adjustment range and load interaction in voltage divider configurations |
| Wiper Tap Points | 100 positions - enables 1% incremental resolution for fine analog parameter tuning |
| Terminal Voltage Range | ±5 V referenced to VSS - supports bipolar signal conditioning without dual supplies |
| Wiper Resistance | 40 Ω typical - limits insertion error and loading effect when used as variable resistor |
| Supply Voltage | 5 V ±10% - compatible with standard digital logic rails and simplifies power design |
| Standby Current | 750 µA max - enables low-power operation during system sleep modes |
| Nonvolatile Storage | 100-year data retention - ensures factory or field calibration persists over product lifetime |
Pinout & Package
Package: 8-lead PDIP (Plastic Dual-In-Line Package), RoHS-compliant, through-hole mountable per MDP0031 outline. Suitable for wave soldering only; not rated for reflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 INC | Increment clock input | Negative-edge-triggered control signal; toggling moves wiper one step in direction set by U/D |
| 2 U/D | Up/Down direction control | Logic level determines wiper increment (+) or decrement (–) on each INC edge |
| 3 VH/RH | High-side fixed terminal | One end of resistor array; accepts –5 V to +5 V; polarity label denotes relative position, not voltage sign |
| 4 VSS | Ground reference | System ground return for digital control and analog terminals |
| 5 VW/RW | Wiper output terminal | Movable contact point; series resistance ~40 Ω affects accuracy in low-impedance circuits |
| 6 VL/RL | Low-side fixed terminal | Opposite end of resistor array; symmetric voltage rating and labeling convention as VH/RH |
| 7 CS | Chip select | Active-low enable; HIGH transition with INC HIGH stores current wiper position to NV memory |
| 8 VCC | Positive supply | 5 V ±10% digital supply powering control logic and internal charge pump |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, enabling 100,000 wiper adjustments per bit - suitable for automated calibration loops |
| Nonvolatile wiper recall | Restores last stored position at power-up - ensures consistent startup behavior without host MCU intervention |
| Temperature-compensated array | ±300 ppm/°C RTOTAL drift - maintains resistance ratio stability across industrial temperature range |
| Three-wire serial interface | No clock or data lines beyond CS/U/D/INC - minimizes GPIO usage and PCB routing complexity |
| Charge pump support | Enables ±5 V analog operation from single 5 V rail - removes need for external bipolar supplies in signal conditioning |
Applications
| Audio Signal Level Control | Voltage Reference Trimming |
|---|---|
Use Scenario: Adjusting gain or balance in analog audio paths within consumer receivers and professional mixers. IC Role / Device Role / Timing Role: Functions as digitally programmable two-terminal variable resistor in feedback networks of op-amp stages. Use Value: Enables remote or microcontroller-driven volume/balance presets with nonvolatile recall - eliminating manual trimpots and service calls. |
Use Scenario: Calibrating DAC output offset or ADC reference voltage in data acquisition modules. IC Role / Device Role / Timing Role: Serves as three-terminal potentiometer in adjustable voltage divider feeding precision reference ICs. Use Value: Provides factory-set trim with 1% resolution and ±20% RTOTAL tolerance - ensuring initial accuracy without post-assembly manual adjustment. |
| Power Supply Feedback Adjustment | Industrial Sensor Signal Conditioning |
Use Scenario: Fine-tuning output voltage of isolated DC-DC converters in telecom and industrial power supplies. IC Role / Device Role / Timing Role: Replaces mechanical potentiometer in resistor divider network feeding voltage feedback pin of PWM controller. Use Value: Allows field firmware updates to output voltage setpoint with guaranteed recall after power cycles - supporting multi-voltage SKUs from single hardware design. |
Use Scenario: Scaling and offsetting outputs from RTDs, strain gauges, or thermocouples in PLC analog input modules. IC Role / Device Role / Timing Role: Acts as programmable gain/offset element in instrumentation amplifier front-end networks. Use Value: Supports auto-calibration routines via MCU control, leveraging 100-year NV retention to maintain sensor compensation coefficients across equipment lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRZ100 | Quad-channel, I²C interface, 100 kΩ, 256 taps, ±30% RTOL, 100 ppm/°C TCR | Higher resolution but no nonvolatile recall per channel; requires continuous MCU supervision | Select when multi-pot integration or I²C bus sharing is prioritized over autonomous power-up behavior |
| MCP41HV51-104 | Single-channel, SPI interface, 100 kΩ, 257 taps, ±20% RTOL, 500 ppm/°C TCR, 12 V tolerant | Wider analog voltage range (±12 V), but no built-in NV memory - requires external EEPROM or MCU storage | Select when higher analog voltage headroom is required and host MCU can manage wiper state persistence |
Compared with AD5204BRZ100 and MCP41HV51-104, the X9C104P-3 delivers autonomous power-up operation and simpler three-wire control at the cost of lower tap count and absence of industry-standard serial protocols - making it optimal for cost-sensitive, single-pot, self-contained analog trimming tasks.
Availability
X9C104P-3 is available at Aetrix Electronics and suitable for industrial automation interfaces, test equipment calibration subsystems, and embedded analog signal conditioning requiring stable component supply, long-term parametric consistency, and through-hole manufacturability.
Supply support for X9C104P-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The X9C104P-3 belongs to Renesas' XDCP™ (Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical trimmers in analog circuits where digital control, nonvolatile setting retention, and high reliability are essential.
FAQ
What is the maximum allowable voltage across the VH/RH and VL/RL terminals for X9C104P-3?
The X9C104P-3 specifies ΔV = |VH/RH − VL/RL| ≤ 10 V under recommended operating conditions. This limit ensures safe operation of the internal resistor array and switching network. Exceeding this differential voltage may cause irreversible damage or parametric shift. The absolute terminal voltage range remains –5 V to +5 V referenced to VSS.
Does X9C104P-3 require an external clock or additional components to operate its three-wire interface?
No, the X9C104P-3 operates its three-wire interface (CS/U/D/INC) using only logic-level signals from a microcontroller or discrete logic - no external clock, pull-ups, or timing components are needed. The INC input is negative-edge-triggered, and U/D sets direction; all timing parameters (e.g., tCYC = 2 µs) are internally managed.
How is wiper position stored and recalled in X9C104P-3?
Wiper position is stored in nonvolatile memory when CS transitions HIGH while INC is held HIGH. Upon subsequent power-up, the X9C104P-3 automatically recalls the last stored value and positions the wiper accordingly - no host initialization sequence is required. Data retention is rated for 100 years under normal operating conditions.
Can X9C104P-3 be used in AC-coupled signal paths?
Yes, the X9C104P-3 supports AC signals when biased within its specified terminal voltage range (–5 V to +5 V referenced to VSS). Its resistor array exhibits low 1/f noise (–120 dBV @ 1 kHz) and predictable ratiometric temperature coefficient (±20 ppm/°C), making it suitable for audio and sensor signal conditioning - provided DC biasing complies with absolute maximum ratings.
What is the wiper resistance specification for X9C104P-3 and how does it affect circuit performance?
The X9C104P-3 has a typical wiper resistance of 40 Ω, with a maximum of 100 Ω. This series resistance introduces insertion loss and gain error when used as a variable resistor in low-impedance circuits (e.g., <1 kΩ loads). For precision applications, designers must account for this value in transfer function calculations and consider buffer amplification if loading effects exceed acceptable error bands.
X9C104P-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 100
- Resistance (Ohms):
- 100k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-PDIP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9C104P-3 FAQ
1.How can I place an order for X9C104P-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9C104P-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9C104P-3 reliable?
The price and inventory of X9C104P-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9C104P-3 is usually 5 days.
3.What payment methods are accepted for X9C104P-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9C104P-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9C104P-3?
X9C104P-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9C104P-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9C104P-3?
For technical support, including X9C104P-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9C104P-3 requirements.
6.How does Aetrix verify that X9C104P-3 is sourced from the original manufacturer or authorized distributors?
All X9C104P-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9C104P-3 meets industry standards.
7.What is the process for return or replacement of X9C104P-3?
All X9C104P-3 units undergo pre-shipment inspection (PSI). If there is an issue with X9C104P-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9C104P-3 part is unused and in its original packaging.
Return procedure for X9C104P-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9C104P-3 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

