Renesas X9C104PIZ
- Part No.:
- X9C104PIZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
X9C104PIZ.pdf
- Description:
- IC DGTL POT 100KOHM 100TAP 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9C104PIZ from Renesas Electronics is a digitally controlled potentiometer (XDCP™) with 100-kΩ end-to-end resistance, 100 wiper tap points, nonvolatile memory for power-up recall, ±5 V terminal voltage rating, and 8-lead PDIP package. It functions as a solid-state three-terminal potentiometer or two-terminal variable resistor in analog signal conditioning, bias trimming, and programmable gain control circuits.
For engineers reviewing the X9C104PIZ datasheet, X9C104PIZ pinout, X9C104PIZ application, or X9C104PIZ equivalent, this page delivers verified specifications, validated pin functions, confirmed industrial temperature range (–40°C to +85°C), exact package mapping (8 Ld PDIP, MDP0031), and two real-world alternative parts with documented technical differences.
Technical Context
The X9C104PIZ implements a 99-element resistor array with make-before-break wiper switching, controlled via a three-wire serial interface (CS, U/D, INC) using negative-edge-triggered increment logic. Its 7-bit up/down counter drives a decoder selecting one of 100 wiper positions, with storage into nonvolatile memory triggered by CS↑ while INC = HIGH.
Internal charge pump enables ±5 V operation on VH/RH and VL/RL terminals despite single 5 V supply, introducing 20 mVRMS noise at 850 kHz. Wiper resistance is 40 Ω typical, and absolute linearity is ±1 MI (±1% of RTOTAL), with ratiometric temperature coefficient of ±20 ppm/°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100 kΩ ±20% - sets full-scale analog adjustment range and load impedance matching capability |
| Wiper Positions | 100 discrete taps - enables 1% resolution for precise analog parameter tuning |
| Terminal Voltage Range | ±5 V on VH/RH and VL/RL - supports bipolar signal conditioning without external level-shifting |
| Nonvolatile Storage | 100-year data retention - ensures factory-set or user-trimmed values persist across power cycles |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic rails and eliminates need for auxiliary supplies |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded systems and instrumentation |
| Wiper Resistance | 40 Ω typical - minimizes insertion error in low-impedance feedback paths |
Pinout & Package
Package: 8-lead plastic dual-in-line package (PDIP), RoHS-compliant, MDP0031 outline, through-hole mountable. Not suitable for reflow soldering per manufacturer specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 INC | Increment clock input | Negative-edge-triggered control signal that advances or retreats wiper position based on U/D state |
| 2 U/D | Direction control input | Logic level determines whether INC edge increments (U/D = HIGH) or decrements (U/D = LOW) wiper position |
| 3 VH/RH | High-side fixed terminal | One end of resistor array; rated for –5 V to +5 V; polarity label reflects wiper movement direction, not voltage potential |
| 4 VSS | Ground reference | System ground return for internal logic and charge pump; must be connected before applying analog voltages |
| 5 VW/RW | Wiper output terminal | Movable contact point; series resistance ≈40 Ω; output voltage varies linearly between VL/RL and VH/RH |
| 6 VL/RL | Low-side fixed terminal | Other end of resistor array; rated for –5 V to +5 V; label indicates relative position, not voltage polarity |
| 7 CS | Chip select input | Active-low enable; storage to nonvolatile memory occurs on rising edge while INC = HIGH |
| 8 VCC | Positive supply | 5 V ±10% digital/analog supply; powers internal CMOS logic, charge pump, and wiper switches |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, enabling 100,000 wiper position changes per bit without degradation |
| Three-wire serial interface | Requires only CS, U/D, and INC signals - minimal GPIO usage and no clock/data bus overhead |
| Power-up wiper recall | Automatically restores last stored position at VCC ramp completion - no host initialization required |
| Temperature-compensated array | ±20 ppm/°C ratiometric TC ensures stable voltage division across –40°C to +85°C operating range |
| Charge pump support | Enables ±5 V analog terminal swing from single 5 V supply - simplifies system-level power architecture |
Applications
| Audio Volume Control | DC Bias Adjustment |
|---|---|
Use Scenario: Programmable attenuation in line-level audio preamplifiers and headphone drivers. IC Role / Device Role / Timing Role: Three-terminal potentiometer configured as voltage divider to set gain or attenuation ratio. Use Value: 100-tap resolution enables smooth, click-free volume transitions; nonvolatile memory retains user preference after power loss. | Use Scenario: Calibration of op-amp input offset or sensor amplifier DC operating point. IC Role / Device Role / Timing Role: Two-terminal variable resistor in feedback or bias network to fine-tune quiescent current/voltage. Use Value: ±5 V terminal rating allows direct integration into bipolar op-amp circuits; 40 Ω wiper resistance minimizes loading error. |
| Programmable Gain Amplifier | Power Supply Trim |
Use Scenario: Digitally adjustable gain in instrumentation amplifiers and signal chain front-ends. IC Role / Device Role / Timing Role: Resistor element in gain-setting network (e.g., Rf/Rin) of noninverting amplifier topology. Use Value: 100 kΩ RTOTAL provides optimal impedance scaling for common op-amp configurations; ±20% tolerance accommodates design margin. | Use Scenario: Factory calibration of output voltage in adjustable linear regulators (e.g., LM317). IC Role / Device Role / Timing Role: Variable resistor replacing manual trimmer in feedback divider to set regulated output voltage. Use Value: Industrial temperature range (–40°C to +85°C) ensures stable trim over environmental stress; 100-year data retention prevents recalibration drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRZ100 | Quad 100-kΩ channel, SPI interface, 3.3/5 V supply, 64-tap resolution | Supports multi-channel simultaneous adjustment; lacks nonvolatile storage per channel | Select when multiple independent potentiometers are needed on one IC and EEPROM persistence is not required per channel |
| MCP41010-I/P | Single 10-kΩ channel, SPI interface, 257-tap resolution, volatile memory only | Higher resolution but lower RTOTAL; requires external MCU to reload wiper position on power-up | Select when finer 0.39% step resolution is critical and host firmware can manage wiper state restoration |
Compared with AD5204BRZ100 and MCP41010-I/P, the X9C104PIZ offers deterministic single-channel 100-tap control with guaranteed power-up recall-ideal for standalone trim applications where simplicity, reliability, and zero-host-dependency are prioritized over multi-channel density or ultra-fine resolution.
Availability
X9C104PIZ is available at Aetrix Electronics and suitable for industrial instrumentation, analog signal conditioning, and programmable power supply calibration requiring stable component supply and long-term parametric consistency.
Supply support for X9C104PIZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and mixed-signal solutions for industrial, automotive, and infrastructure markets.
The X9C104PIZ belongs to Renesas' XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in high-reliability analog circuits where repeatable, nonvolatile, and temperature-stable resistance adjustment is required.
FAQ
What is the maximum voltage rating for the VH/RH and VL/RL terminals of the X9C104PIZ?
The X9C104PIZ supports –5 V to +5 V on both VH/RH and VL/RL terminals, as specified in the Absolute Maximum Ratings table. This bipolar voltage capability enables direct use in AC-coupled or dual-supply analog circuits without external level-shifting components. The device's internal charge pump allows this extended range while operating from a single 5 V supply. Exceeding ±5 V may damage the internal resistor array or wiper switches.
Does the X9C104PIZ retain its wiper position after power cycling?
Yes, the X9C104PIZ stores the wiper position in nonvolatile memory and automatically recalls it upon power-up once VCC reaches its final value. This behavior is guaranteed per the datasheet's Power-up and Down Requirements section. The stored value persists for up to 100 years under normal conditions. To update the stored value, the host must assert CS HIGH while INC is HIGH - a dedicated store command distinct from simple wiper movement.
What is the wiper resistance of the X9C104PIZ and how does it affect circuit performance?
The X9C104PIZ has a typical wiper resistance of 40 Ω, with a maximum of 100 Ω per Electrical Specifications. This series resistance introduces insertion error in low-impedance paths - for example, in feedback networks below ~10 kΩ, it may shift gain or offset. Designers should account for it in precision applications. The value remains stable across temperature due to the device's ±20 ppm/°C ratiometric temperature coefficient, minimizing drift-induced errors.
Can the X9C104PIZ be used in a two-terminal variable resistor configuration?
Yes, the X9C104PIZ can be configured as a two-terminal variable resistor by connecting either VH/RH or VL/RL to VW/RW and using the remaining fixed terminal plus wiper as the two endpoints. This mode is explicitly supported in the Applications Information section and used in circuits like adjustable current sources and regulator feedback dividers. The end-to-end resistance remains 100 kΩ ±20%, and wiper linearity specifications apply unchanged.
What package type and lead finish does the X9C104PIZ use, and what assembly processes are supported?
The X9C104PIZ uses an 8-lead plastic dual-in-line package (PDIP) with MDP0031 outline and 100% matte tin (e3) RoHS-compliant termination. Per Notes 2 and 3 in the Ordering Information, it is qualified for through-hole wave soldering only and is not intended for reflow soldering. The Pb-free material set meets IPC/JEDEC J-STD-020 moisture sensitivity level requirements for wave processing, and the lead finish is compatible with both SnPb and Pb-free solder alloys.
X9C104PIZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 100
- Resistance (Ohms):
- 100k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-PDIP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9C104PIZ FAQ
1.How can I place an order for X9C104PIZ through Aetrix?
Please submit a Request for Quotation (RFQ) for X9C104PIZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9C104PIZ reliable?
The price and inventory of X9C104PIZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9C104PIZ is usually 5 days.
3.What payment methods are accepted for X9C104PIZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9C104PIZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9C104PIZ?
X9C104PIZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9C104PIZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9C104PIZ?
For technical support, including X9C104PIZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9C104PIZ requirements.
6.How does Aetrix verify that X9C104PIZ is sourced from the original manufacturer or authorized distributors?
All X9C104PIZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9C104PIZ meets industry standards.
7.What is the process for return or replacement of X9C104PIZ?
All X9C104PIZ units undergo pre-shipment inspection (PSI). If there is an issue with X9C104PIZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9C104PIZ part is unused and in its original packaging.
Return procedure for X9C104PIZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9C104PIZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

