Renesas X9C104SI
- Part No.:
- X9C104SI
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9C104SI.pdf
- Description:
- IC DGTL POT 100KOHM 100TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,168
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9C104SI from Renesas Electronics is a digitally controlled potentiometer (XDCP™) with 100-kΩ end-to-end resistance, 100 wiper tap points, nonvolatile wiper position storage, ±5V terminal voltage rating, and 8-lead SOIC package. It functions as a solid-state three-terminal potentiometer or two-terminal variable resistor in precision analog trimming, power supply feedback networks, and programmable gain control circuits.
For engineers reviewing the X9C104SI datasheet, X9C104SI pinout, X9C104SI application, or X9C104SI equivalent, this page delivers verified specifications, validated pin functions, confirmed operating conditions (–40°C to +85°C), real-world use cases, and two technically documented alternative parts - all directly traceable to Renesas FN8222 Rev 4.00.
Technical Context
The X9C104SI implements a 99-element resistor array with make-before-break electronic wiper switching, controlled via a three-wire serial interface (CS, U/D, INC). Its 7-bit up/down counter drives a decoder selecting one of 100 wiper positions, with wiper position stored in nonvolatile memory on CS↑/INC↑ transition.
Internal charge pump enables ±5V analog terminal operation from a single 5V supply; wiper series resistance is 40 Ω typical, and absolute linearity is ±1 MI (±1% of RTOTAL). The device enters low-power standby (750 µA max) when deselected and recalls last-stored wiper position at power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100 kΩ ±20% - defines full-scale analog adjustment range and sets current limits in voltage divider or current-setting configurations. |
| Wiper Tap Points | 100 positions - provides 1% resolution per step for precise calibration without mechanical wear or contact bounce. |
| Terminal Voltage Range | –5 V to +5 V - supports bipolar signal conditioning and rail-to-rail operation in op-amp feedback paths. |
| Supply Voltage | 5 V ±10% - compatible with standard TTL/CMOS logic and eliminates need for dual supplies in mixed-signal systems. |
| Nonvolatile Storage | 100-year data retention - ensures factory-set or user-trimmed values persist across power cycles and product lifetime. |
| Wiper Resistance | 40 Ω typical - introduces minimal insertion loss in signal paths and maintains accuracy in low-impedance applications. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including motor controls, instrumentation, and embedded power systems. |
Pinout & Package
Package: 8-lead narrow-body SOIC (M8.15E footprint), RoHS-compliant, surface-mountable with 1.27 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - INC | Increment clock input | Negative-edge-triggered control signal; toggling moves wiper one position up/down based on U/D state. |
| 2 - U/D | Direction control input | Logic level determines wiper movement direction (HIGH = increment, LOW = decrement) during INC transitions. |
| 3 - VH/RH | High-side fixed terminal | Analog terminal connected to top of resistor array; rated for –5 V to +5 V; polarity relative to wiper direction, not voltage potential. |
| 4 - VSS | Ground reference | Logic and analog ground return; must be tied to system common before applying analog signals to VH/RH or VL/RL. |
| 5 - VW/RW | Wiper output terminal | Movable analog node; series resistance ~40 Ω; voltage varies linearly between VH/RH and VL/RL based on wiper position. |
| 6 - VL/RL | Low-side fixed terminal | Analog terminal connected to bottom of resistor array; rated for –5 V to +5 V; polarity defined by U/D-selected movement direction. |
| 7 - CS | Chip select input | Active-low enable; wiper position stored to nonvolatile memory when CS transitions HIGH while INC is HIGH. |
| 8 - VCC | Power supply | +5 V ±10% digital/analog supply; powers internal logic, charge pump, and wiper switches; ramp rate must be ≥0.2 V/ms. |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | Eliminates mechanical wear, contact noise, and vibration sensitivity - ideal for high-reliability industrial and automotive-adjacent systems. |
| Three-wire serial interface | Requires only CS, U/D, and INC signals - reduces MCU GPIO usage and simplifies PCB routing versus I²C/SPI alternatives. |
| Nonvolatile wiper recall | Automatically restores last-stored setting at power-up - enables consistent startup behavior in unattended equipment like sensors and power modules. |
| Temperature-compensated array | ±300 ppm/°C RTOTAL drift - maintains resistance ratio stability across industrial temperature range, critical for precision feedback loops. |
| Charge pump support | Enables ±5 V analog operation from single 5 V rail - removes need for external bipolar supplies in op-amp gain-setting or offset-adjust circuits. |
Applications
| Audio Signal Level Control | DC Power Supply Feedback Trimming |
|---|---|
|
Use Scenario: Adjusting volume or tone in embedded audio amplifiers where manual pots are impractical due to space or reliability constraints. IC Role / Device Role / Timing Role: Acts as digitally programmable voltage divider between audio source and amplifier input, replacing mechanical potentiometers. Use Value: Enables remote or automated gain adjustment via MCU; retains last user setting after power cycle; avoids mechanical wear-induced distortion. |
Use Scenario: Fine-tuning output voltage of adjustable DC-DC converters or linear regulators in production test or field calibration. IC Role / Device Role / Timing Role: Replaces fixed resistor in feedback divider network (e.g., LM317, TL431 circuits), allowing software-controlled output voltage. Use Value: Supports factory-programmed output voltages and field updates; eliminates manual trimmer replacement; maintains stable setpoint over temperature. |
| Programmable Gain Instrumentation Amplifier | Comparator Hysteresis Adjustment |
|
Use Scenario: Configuring gain of precision instrumentation amplifiers (e.g., AD620, INA128) in sensor signal conditioning front-ends. IC Role / Device Role / Timing Role: Sets gain-determining resistor ratio in non-inverting amplifier configuration using VH/RH–VW/RW–VL/RL connections. Use Value: Provides 1% step resolution for calibrated gain scaling; avoids discrete resistor selection errors; supports multi-range sensor interfaces. |
Use Scenario: Dynamically adjusting hysteresis window in comparator-based threshold detection circuits (e.g., battery monitoring, overvoltage protection). IC Role / Device Role / Timing Role: Configures feedback resistor in Schmitt trigger configuration to define upper/lower trip points relative to reference voltage. Use Value: Enables adaptive hysteresis tuning based on operating conditions; improves noise immunity without hardware changes; retains optimal setting across reboots. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ100 | Quad 100-kΩ channel, SPI interface, 2.7–5.5 V supply, 35 ppm/°C tempco, no nonvolatile storage. | Requires external EEPROM or MCU firmware to retain settings; better suited for multi-channel simultaneous adjustment than single-channel recall. | Select when multiple independent potentiometers are needed on one IC and nonvolatile recall is managed externally. |
| MCP41010-I/P | Single 10-kΩ channel, SPI interface, 2.7–5.5 V supply, 100-tap resolution, volatile wiper register only. | Lacks nonvolatile memory - wiper resets to mid-scale on power-up; lower end-to-end resistance limits voltage-divider headroom. | Select when cost-sensitive designs prioritize SPI compatibility over power-loss resilience and 100-kΩ impedance matching is not required. |
Compared with AD5204BRUZ100 and MCP41010-I/P, the X9C104SI uniquely combines single-channel 100-kΩ resistance, guaranteed nonvolatile recall, simple three-wire control, and industrial temperature range - making it optimal for standalone analog trimming where power-cycle consistency is mandatory.
Availability
X9C104SI is available at Aetrix Electronics and suitable for industrial power supplies, embedded sensor signal conditioning, programmable audio interfaces, and precision instrumentation requiring stable component supply and long-term calibration integrity.
Supply support for X9C104SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for industrial, automotive, and infrastructure markets.
The X9C104SI belongs to Renesas' XDCP™ (Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical trimmers in applications demanding long-term stability, programmability, and nonvolatile setting retention.
FAQ
What is the end-to-end resistance tolerance of the X9C104SI?
The X9C104SI has an end-to-end resistance of 100 kΩ with a tolerance of ±20%, as specified in the FN8222 datasheet Absolute Maximum Ratings and Electrical Specifications tables. This variation must be accounted for in precision voltage divider or gain-setting designs, though ratiometric performance remains stable due to matched element tracking.
Does the X9C104SI retain its wiper position after power loss?
Yes, the X9C104SI stores the wiper position in nonvolatile memory and automatically recalls it upon power-up. The recall occurs once VCC reaches its final value, and data retention is rated for 100 years under normal operating conditions - a core feature distinguishing it from volatile digital potentiometers.
Can the X9C104SI operate with analog signals beyond the 5 V supply rail?
No - the X9C104SI analog terminals (VH/RH, VL/RL, VW/RW) are rated for –5 V to +5 V referenced to VSS, but absolute maximum voltage on these pins is limited to ±8 V. Crucially, analog voltages must remain within ±VCC at all times; exceeding VCC or going below VSS risks latch-up or damage.
What is the wiper resistance of the X9C104SI and how does it affect circuit performance?
The X9C104SI wiper resistance is typically 40 Ω, with a maximum of 100 Ω. In low-impedance circuits (e.g., <1 kΩ load), this adds measurable series loss and may reduce effective resolution; it should be factored into gain error calculations for op-amp feedback networks or precision voltage dividers.
How is the X9C104SI programmed - does it require a specific communication protocol?
The X9C104SI uses a simple three-wire asynchronous interface (CS, U/D, INC) with no clock or data lines. Programming is performed by toggling INC on its negative edge while holding CS low and U/D at the desired direction. No serial protocol (e.g., SPI/I²C) or timing master is required - MCU GPIOs suffice for full control and nonvolatile store.
X9C104SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 100
- Resistance (Ohms):
- 100k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9C104SI FAQ
1.How can I place an order for X9C104SI through Aetrix?
Please submit a Request for Quotation (RFQ) for X9C104SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9C104SI reliable?
The price and inventory of X9C104SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9C104SI is usually 5 days.
3.What payment methods are accepted for X9C104SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9C104SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9C104SI?
X9C104SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9C104SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9C104SI?
For technical support, including X9C104SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9C104SI requirements.
6.How does Aetrix verify that X9C104SI is sourced from the original manufacturer or authorized distributors?
All X9C104SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9C104SI meets industry standards.
7.What is the process for return or replacement of X9C104SI?
All X9C104SI units undergo pre-shipment inspection (PSI). If there is an issue with X9C104SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9C104SI part is unused and in its original packaging.
Return procedure for X9C104SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9C104SI Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

