Renesas X9C104SZT1
- Part No.:
- X9C104SZT1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X9C104SZT1.pdf
- Description:
- IC DGTL POT 100KOHM 100TAP 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,897
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9C104SZT1 from Renesas Electronics is a digitally controlled potentiometer (XDCP™) with 100-kΩ end-to-end resistance, 100 wiper tap points, nonvolatile wiper position storage, ±5 V terminal voltage rating, and 3 mA max active supply current. It functions as a solid-state three-terminal potentiometer or two-terminal variable resistor in analog signal conditioning, precision biasing, and programmable gain control circuits.
For engineers reviewing the X9C104SZT1 datasheet, X9C104SZT1 pinout, X9C104SZT1 application, or X9C104SZT1 equivalent, this page delivers verified electrical specs, SOIC-8 package details, real-world use cases, and validated alternative parts - all grounded in Renesas FN8222 Rev 4.00 documentation.
Technical Context
The X9C104SZT1 implements a 99-resistor-element array with make-before-break wiper switching, controlled via a three-wire CS/U/D/INC interface. Its 7-bit up/down counter drives a decoder selecting one of 100 wiper positions, with wiper resistance typically 40 Ω and absolute linearity ±1 MI.
Nonvolatile memory stores wiper position on CS↑ while INC = HIGH, enabling automatic recall at power-up. The internal charge pump supports ±5 V analog terminal voltages with a single 5 V supply, though it introduces 20 mVRMS noise at 850 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100 kΩ ±20% - defines full-scale analog range for voltage divider or current-limiting configurations |
| Wiper Tap Points | 100 positions - enables 1% resolution adjustment without external DAC or microcontroller PWM filtering |
| Terminal Voltage Range | ±5 V referenced to VSS - supports bipolar signal paths and rail-to-rail operation within single 5 V supply |
| Active Supply Current | ≤3 mA at 5 V - suitable for low-power embedded systems with intermittent trimming requirements |
| Wiper Resistance | 40 Ω typical - contributes minimal series error in low-impedance feedback or bias networks |
| Nonvolatile Storage | 100-year data retention - eliminates need for battery-backed RAM or external EEPROM in set-and-forget applications |
| Temperature Coefficient | ±300 ppm/°C - ensures stable resistance ratio across industrial temperature range (−40°C to +85°C) |
Pinout & Package
Package: 8-lead narrow-body SOIC (M8.15E), RoHS-compliant, surface-mount, 3.90 mm × 4.90 mm body, 1.27 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 INC | Increment clock input | Negative-edge-triggered control signal; toggling moves wiper one step in direction set by U/D |
| 2 U/D | Up/Down direction control | Logic level determines wiper movement direction during each INC edge; held stable during increment cycle |
| 3 VH/RH | High-side fixed terminal | Analog terminal with −5 V to +5 V rating; polarity label RH/VH reflects relative position, not voltage sign |
| 4 VSS | Ground reference | System ground return for digital control logic and analog substrate; must be low-impedance |
| 5 VW/RW | Wiper output terminal | Movable analog node; series resistance ~40 Ω affects loading in high-gain or low-noise stages |
| 6 VL/RL | Low-side fixed terminal | Analog terminal with −5 V to +5 V rating; label RL/VL denotes relative position, not voltage polarity |
| 7 CS | Chip select | Active-low enable; HIGH transition with INC = HIGH initiates nonvolatile store operation |
| 8 VCC | Power supply | 5 V ±10% digital/analog supply; powers internal CMOS logic, charge pump, and memory circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Solid-state construction | No mechanical wear or contact bounce; rated for 100,000 wiper position changes per bit |
| Three-wire serial interface | Requires only CS, U/D, and INC signals - no SPI/I²C peripheral needed; minimal GPIO usage |
| Nonvolatile wiper storage | Recalls last position at power-up - eliminates startup calibration routines in field-deployed equipment |
| Temperature-compensated array | ±300 ppm/°C ratiometric TC ensures stable voltage division over −40°C to +85°C |
| Charge pump support | Enables ±5 V analog operation from single 5 V rail - simplifies power architecture in mixed-signal designs |
Applications
| Audio Volume Control | DC Bias Adjustment |
|---|---|
|
Use Scenario: Programmable volume setting in headphone amplifiers or line-level audio interfaces. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical potentiometer in gain-setting feedback path of op-amp. Use Value: Eliminates manual calibration; retains user-selected volume after power cycling; immune to dust and vibration. |
Use Scenario: Precision offset nulling in instrumentation amplifiers or sensor front-ends. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing adjustable DC bias voltage to op-amp input stage. Use Value: Enables factory or field calibration without soldering; ±1 MI linearity ensures repeatable offset correction. |
| Voltage Reference Trimming | Programmable Gain Amplifier |
|
Use Scenario: Fine-tuning of bandgap reference outputs in ADC/DAC reference subsystems. IC Role / Device Role / Timing Role: High-side/low-side resistive divider element adjusting reference voltage ratio before buffer stage. Use Value: Compensates for IC process variation and PCB trace resistance; ±20% RTOTAL tolerance accommodated by digital calibration. |
Use Scenario: Configurable gain selection in programmable gain instrumentation amplifiers (PGIAs). IC Role / Device Role / Timing Role: Feedback network resistor in non-inverting amplifier topology, where wiper sets gain ratio. Use Value: Supports discrete gain steps (e.g., 1×, 2×, 5×, 10×) without relay switching or multiple fixed resistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ100 | Quad 100-kΩ channel, SPI interface, 2.7–5.5 V supply, 35 Ω wiper resistance | Supports simultaneous multi-channel adjustment; requires SPI controller instead of GPIO bit-banging | Choose when system already uses SPI peripherals and needs coordinated multi-pot control |
| MCP41010-I/P | Single 10-kΩ channel, SPI interface, 5 V supply, 120 Ω wiper resistance, volatile memory | Lacks nonvolatile storage; requires host MCU to reinitialize wiper at boot; lower resistance value | Choose for cost-sensitive, single-supply 5 V systems where power-cycle retention is not required |
Compared with X9C104SZT1, AD5204BRUZ100 offers multi-channel integration and lower wiper resistance but demands SPI infrastructure, while MCP41010-I/P reduces BOM count and cost but forfeits power-up position recall - making X9C104SZT1 optimal for standalone, self-contained trimming in industrial controls and analog front-ends.
Availability
X9C104SZT1 is available at Aetrix Electronics and suitable for audio equipment calibration, sensor signal conditioning, and programmable power supply feedback loops requiring stable component supply and long-term parameter retention.
Supply support for X9C104SZT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The X9C104SZT1 belongs to Renesas' XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in analog signal-path tuning, bias control, and calibration-critical embedded systems.
FAQ
What is the maximum allowable voltage across VH/RH and VL/RL terminals for X9C104SZT1?
The X9C104SZT1 specifies a maximum differential voltage ΔV = |VH/RH − VL/RL| of 10 V. This limit applies regardless of individual terminal voltages, which may range from −5 V to +5 V referenced to VSS. Exceeding 10 V risks irreversible damage to the internal resistor array or switching network. Always ensure the voltage difference stays within this bound during operation and transient conditions.
Does X9C104SZT1 retain its wiper position after power loss?
Yes, X9C104SZT1 retains its wiper position in nonvolatile memory for up to 100 years. The position is stored when CS transitions HIGH while INC is held HIGH. Upon subsequent power-up, the device automatically recalls that stored value and positions the wiper accordingly - eliminating the need for initialization code or external memory in calibration-sensitive applications.
What is the wiper resistance specification for X9C104SZT1, and how does it affect circuit performance?
X9C104SZT1 has a typical wiper resistance of 40 Ω, with a maximum of 100 Ω. This series resistance directly adds to the effective output impedance when used as a variable resistor or voltage divider. In high-gain or low-noise amplifier feedback networks, it may introduce gain error or thermal noise; designers should verify impact using worst-case 100 Ω in calculations.
Can X9C104SZT1 operate with analog signals beyond the 5 V supply rail?
No - although X9C104SZT1 supports analog terminal voltages from −5 V to +5 V, the absolute maximum voltage on VH/RH or VL/RL relative to VSS is ±5 V. The device's internal charge pump enables this bipolar range from a single 5 V supply, but applying signals outside ±5 V violates absolute maximum ratings and may cause latch-up or permanent failure.
Is X9C104SZT1 compatible with industrial temperature range applications?
Yes, the X9C104SZT1 variant with "SIZ" suffix (e.g., X9C104SIZ) is rated for −40°C to +85°C operation. However, the specific part number X9C104SZT1 corresponds to the "SZ" marking, indicating the 0°C to +70°C commercial temperature grade per Renesas ordering table. For industrial environments, confirm use of X9C104SIZ or consult Renesas for qualified alternatives.
X9C104SZT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 100
- Resistance (Ohms):
- 100k
- Interface:
- Up/Down (U/D, INC, CS)
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9C104SZT1 FAQ
1.How can I place an order for X9C104SZT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9C104SZT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9C104SZT1 reliable?
The price and inventory of X9C104SZT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9C104SZT1 is usually 5 days.
3.What payment methods are accepted for X9C104SZT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9C104SZT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9C104SZT1?
X9C104SZT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9C104SZT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9C104SZT1?
For technical support, including X9C104SZT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9C104SZT1 requirements.
6.How does Aetrix verify that X9C104SZT1 is sourced from the original manufacturer or authorized distributors?
All X9C104SZT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9C104SZT1 meets industry standards.
7.What is the process for return or replacement of X9C104SZT1?
All X9C104SZT1 units undergo pre-shipment inspection (PSI). If there is an issue with X9C104SZT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9C104SZT1 part is unused and in its original packaging.
Return procedure for X9C104SZT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9C104SZT1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

