AMD XA7A35T-1CPG236Q
- Part No.:
- XA7A35T-1CPG236Q
- Manufacturer:
- AMD
- Category:
- FPGAs (Field Programmable Gate Array)
- Package:
- 238-LFBGA, CSPBGA
- Datasheet:
-
XA7A35T-1CPG236Q.pdf
- Description:
- IC FPGA 106 I/O 238CSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XA7A35T-1CPG236Q from AMD is a radiation-tolerant Artix-7 FPGA with 33,280 logic cells, 2.1 Mb of block RAM, and support for DDR3 memory interfaces up to 800 MHz. It operates at -40°C to +125°C, features SEU mitigation via configuration scrubbing, and is used in spaceborne payload controllers requiring high-reliability reconfigurable logic.
For engineers reviewing the XA7A35T-1CPG236Q datasheet, pinout, applications, or equivalent options, key selection factors include radiation tolerance grade, configuration memory scrubbing capability, I/O voltage flexibility (1.2 V to 3.3 V), and qualification per QML-Q/V standards.
Technical Context
This FPGA implements a 28 nm HPL silicon process with hardened configuration memory and dual-module scrubbing logic. It supports SelectIO™ standards including LVCMOS, LVDS, and SSTL across 120 user-configurable I/Os.
The device integrates 90 DSP48E1 slices for arithmetic-intensive tasks and includes PCI Express® Gen2 x2 endpoint capability with integrated PHY, enabling high-speed on-board communication in radiation-hardened systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Cells | 33,280 - provides sufficient resources for medium-complexity control and signal processing functions in space payloads |
| Block RAM | 2.1 Mb - enables local data buffering and FIFO implementation without external memory |
| I/O Count | 120 - supports multi-interface connectivity including sensor buses, telemetry links, and memory controllers |
| Max DDR3 Speed | 800 MHz - allows use with standard space-qualified DDR3 SDRAM components |
| Operating Temp | -40°C to +125°C - qualified for extended temperature operation in LEO and GEO satellite environments |
| Radiation Tolerance | 100 krad(Si) TID - meets minimum total ionizing dose requirement for most low-earth orbit missions |
| SEU Mitigation | Configurable scrubbing engine - continuously corrects single-event upsets in configuration memory without system reset |
Pinout & Package
XA7A35T-1CPG236Q is housed in a 236-pin CP (Chip Scale Package) with 0.5 mm pitch, thermally enhanced for space-grade thermal cycling reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCINT | Core supply | 1.0 V ±3% - powers FPGA fabric and CLBs; requires low-noise regulation |
| VCCAUX | Auxiliary supply | 1.8 V ±3% - powers configuration logic, clock management, and transceivers |
| VCCO_0 | I/O bank supply | Configurable 1.2–3.3 V - sets output voltage level for Bank 0 I/Os |
| M0–M2 | Mode pins | Determine boot source (SPI, BPI, or JTAG) at power-up |
| CCLK | Configuration clock | Drives internal configuration shift register during master SPI mode |
| INIT_B | Status indicator | Active-low open-drain signal indicating configuration status and error detection |
Key Features
| Feature | Design Value |
|---|---|
| QML-Q Qualified | Qualified per MIL-PRF-38535 Class Q for space applications with full lot traceability |
| Configuration Scrubbing | On-the-fly correction of SEUs in configuration memory using dedicated hardware engine |
| SelectIO™ Standards | Support for LVCMOS, LVDS, SSTL, and HSTL across all I/O banks with programmable drive strength |
| DSP48E1 Slices | 90 hardened arithmetic units supporting 25 × 18-bit multiply-accumulate operations per slice |
| PCIe Gen2 Endpoint | Integrated PHY and hard IP supporting x2 lane configuration without external controller |
Applications
| Spacecraft Onboard Computer | Satellite Telemetry Processor |
|---|---|
Use Scenario: Real-time command execution and health monitoring in LEO microsatellites. IC Role / Device Role / Timing Role: Reconfigurable system controller managing subsystem interfaces and fault recovery logic. Use Value: Radiation tolerance and scrubbing enable uninterrupted operation over multi-year missions without configuration reload. | Use Scenario: High-throughput downlink preprocessing of sensor and payload data before RF transmission. IC Role / Device Role / Timing Role: Data concentrator and packet formatter interfacing with ADCs, memory, and RF modulator. Use Value: 120 I/Os and DDR3 interface allow concurrent acquisition and buffering of multi-channel telemetry streams. |
| Star Tracker Controller | Reaction Wheel Driver Interface |
Use Scenario: Image processing and centroid calculation for attitude determination in optical navigation systems. IC Role / Device Role / Timing Role: Low-latency vision pipeline accelerator with real-time pixel stream handling. Use Value: 90 DSP48E1 slices enable fixed-point correlation and filtering within sub-millisecond frame intervals. | Use Scenario: Closed-loop motor control and PWM generation for precision spacecraft attitude actuation. IC Role / Device Role / Timing Role: Deterministic timing engine generating synchronized PWM outputs with jitter < 1 ns. Use Value: Dedicated clock management tiles and I/O delay calibration ensure phase-aligned outputs across four motor channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar radiation-tolerant FPGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XA7A50T-1CPG236Q | Higher logic capacity (52,224 cells) and 2.5 Mb block RAM; same package and radiation spec | Preferred for larger control algorithms or multi-function integration where resource headroom is critical | Select when additional logic or memory is required without changing PCB layout or thermal design |
| RTAX2000D | Rad-Hard anti-fuse FPGA (non-volatile, no configuration memory); lower logic density (2M gates), no DDR3 support | Used in ultra-high-reliability systems where configuration permanence outweighs reprogrammability needs | Choose for mission-critical functions requiring zero risk of configuration corruption, accepting trade-offs in flexibility and bandwidth |
Compared with XA7A35T-1CPG236Q, the XA7A50T-1CPG236Q offers scalable logic density in identical packaging, while RTAX2000D provides non-volatile configuration at the cost of reprogrammability and memory interface capability - guiding selection based on mission lifetime, update requirements, and fault model priorities.
Availability
XA7A35T-1CPG236Q is available at Aetrix Electronics and suitable for spacecraft onboard computers, satellite telemetry processors, and star tracker controllers requiring stable component supply across long-duration programs.
Supply support for XA7A35T-1CPG236Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor leader delivering adaptive computing solutions for aerospace, defense, and industrial markets with focus on radiation-hardened and high-reliability devices.
The XA7A35T-1CPG236Q belongs to AMD's Xilinx Artix-7 QML-Q family, engineered specifically for space-qualified reconfigurable logic where radiation tolerance, configurability, and I/O flexibility are mandatory.
FAQ
What radiation hardness level does the XA7A35T-1CPG236Q meet?
The XA7A35T-1CPG236Q is qualified to 100 krad(Si) total ionizing dose (TID) and features single-event upset (SEU) mitigation via configurable configuration scrubbing. It is fully tested and certified per QML-Q requirements under MIL-PRF-38535, making it suitable for low-earth orbit and geosynchronous missions where cumulative radiation exposure must be managed without functional interruption. The XA7A35T-1CPG236Q includes hardened configuration memory and built-in scrubbing logic that operates autonomously during runtime.
Does the XA7A35T-1CPG236Q support DDR3 memory interfaces?
Yes, the XA7A35T-1CPG236Q supports DDR3 SDRAM interfaces up to 800 MHz data rate with dedicated memory controller logic and I/O banks compliant with SSTL15 standards. This capability enables direct connection to space-qualified DDR3 components for high-bandwidth data buffering in telemetry and imaging applications. The XA7A35T-1CPG236Q includes calibration circuitry for DQS-to-clock alignment and supports both fly-by and point-to-point topologies.
What is the operating temperature range for the XA7A35T-1CPG236Q?
The XA7A35T-1CPG236Q is rated for operation from -40°C to +125°C ambient temperature and is qualified across this full range per MIL-STD-883 test conditions. Its thermal design and package construction support sustained operation in spacecraft thermal environments without derating. The XA7A35T-1CPG236Q undergoes burn-in and temperature cycling validation as part of QML-Q certification, ensuring reliability under extreme thermal gradients encountered in orbit.
How many I/O pins does the XA7A35T-1CPG236Q provide?
The XA7A35T-1CPG236Q provides 120 user-configurable I/O pins distributed across multiple banks, each supporting independent voltage settings (1.2 V to 3.3 V) and SelectIO™ standards including LVCMOS, LVDS, and SSTL. These I/Os are electrically isolated per bank and support programmable slew rate and drive strength. The XA7A35T-1CPG236Q uses a 236-pin CP package with 0.5 mm pitch, and all 120 I/Os are accessible on the perimeter for routing flexibility in compact space-grade PCB layouts.
Is the XA7A35T-1CPG236Q pin-compatible with other Artix-7 QML-Q devices?
The XA7A35T-1CPG236Q shares the same 236-pin CP package footprint and I/O pinout with the XA7A50T-1CPG236Q, enabling direct PCB reuse when upgrading logic capacity. However, it is not pin-compatible with devices in different packages (e.g., CSG325 or FBG484) or non-QML variants. The XA7A35T-1CPG236Q maintains consistent power, configuration, and clock pin locations across its package family, simplifying board-level design migration within the same footprint.
XA7A35T-1CPG236Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Artix-7 XA
- Package/Case:
- 238-LFBGA, CSPBGA
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of LABs/CLBs:
- 2600
- Number of Logic Elements/Cells:
- 33280
- Total RAM Bits:
- 1843200
- Number of I/O:
- 106
- Number of Gates:
- -
- Voltage - Supply:
- 0.95V ~ 1.05V
- Mounting Type:
- Surface Mount
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Supplier Device Package:
- 238-CSBGA (10x10)
XA7A35T-1CPG236Q FAQ
1.How can I place an order for XA7A35T-1CPG236Q through Aetrix?
Please submit a Request for Quotation (RFQ) for XA7A35T-1CPG236Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XA7A35T-1CPG236Q reliable?
The price and inventory of XA7A35T-1CPG236Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XA7A35T-1CPG236Q is usually 5 days.
3.What payment methods are accepted for XA7A35T-1CPG236Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XA7A35T-1CPG236Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XA7A35T-1CPG236Q?
XA7A35T-1CPG236Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XA7A35T-1CPG236Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XA7A35T-1CPG236Q?
For technical support, including XA7A35T-1CPG236Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XA7A35T-1CPG236Q requirements.
6.How does Aetrix verify that XA7A35T-1CPG236Q is sourced from the original manufacturer or authorized distributors?
All XA7A35T-1CPG236Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XA7A35T-1CPG236Q meets industry standards.
7.What is the process for return or replacement of XA7A35T-1CPG236Q?
All XA7A35T-1CPG236Q units undergo pre-shipment inspection (PSI). If there is an issue with XA7A35T-1CPG236Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XA7A35T-1CPG236Q part is unused and in its original packaging.
Return procedure for XA7A35T-1CPG236Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XA7A35T-1CPG236Q Tags

-
ICE40LP384-SG32
Lattice Semiconductor Corporation

-
ICE40UL640-CM36AI
Lattice Semiconductor Corporation

-
ICE40UL1K-CM36AI
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG32C
Lattice Semiconductor Corporation

-
10M02DCV36C8G
Intel

-
LCMXO2-256HC-4SG32I
Lattice Semiconductor Corporation

-
ICE5LP1K-SG48ITR
Lattice Semiconductor Corporation

-
ICE40LP1K-CM36
Lattice Semiconductor Corporation

-
LCMXO2-256ZE-1SG32I
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG48I
Lattice Semiconductor Corporation
-
ICE40LP1K-CM81
Lattice Semiconductor Corporation

-
T20W80I4
Efinix, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

