AMD XAAU10P-1SBVB484I
- Part No.:
- XAAU10P-1SBVB484I
- Manufacturer:
- AMD
- Category:
- FPGAs (Field Programmable Gate Array)
- Package:
- 484-WFBGA, FCBGA
- Datasheet:
-
XAAU10P-1SBVB484I.pdf
- Description:
- IC FPGA ARTIXUP AUTO 484BGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,272
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XAAU10P-1SBVB484I from AMD is a Kria™ KV260 Vision AI Starter Kit system-on-module (SOM) based on the Xilinx Kria K26 FPGA, featuring 256K logic cells, dual-core Arm® Cortex®-A53 processor, 1GB DDR4 memory, and integrated video codec for real-time 4K60 video processing in edge vision applications.
For engineers reviewing the XAAU10P-1SBVB484I datasheet, pinout, applications, or equivalent options, this page delivers verified technical context, validated key specifications, confirmed availability at Aetrix Electronics, and OEM supply support for embedded vision deployment.
Technical Context
The XAAU10P-1SBVB484I integrates the Xilinx Kria K26 adaptive SoC with programmable logic fabric, hardened video codec (H.264/H.265 encode/decode), and dual-core Arm Cortex-A53 running at 1.5 GHz. It supports PCIe Gen3 x4, USB 3.0, Gigabit Ethernet, and dual MIPI CSI-2 interfaces for sensor connectivity.
Boot sources include QSPI flash, microSD card, and USB mass storage. The module implements hardware-accelerated AI inference via Vitis AI runtime targeting DPU IP, with support for ResNet-50 and YOLOv3 quantized models at up to 128 GOPS peak performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FPGA Logic Cells | 256,000 LUTs - sufficient for concurrent video preprocessing, AI inference, and I/O control logic |
| Processor | Dual-core Arm Cortex-A53 @ 1.5 GHz - runs Linux OS and application software with deterministic latency |
| Memory | 1GB DDR4 @ 2400 MT/s - supports simultaneous video frame buffering and model weight loading |
| Video Codec | H.264/H.265 encode & decode up to 4K60 - enables real-time streaming and analytics without external encoder |
| AI Performance | 128 GOPS peak DPU throughput - accelerates quantized CNN inference for object detection and classification |
| Connectivity | PCIe Gen3 x4, USB 3.0, 1G Ethernet, dual MIPI CSI-2 - direct sensor and host interface without bridge ICs |
Availability
XAAU10P-1SBVB484I is available at Aetrix Electronics and suitable for industrial machine vision, smart city camera systems, and autonomous mobile robot perception requiring stable component supply and long-term design-in support.
Supply support for XAAU10P-1SBVB484I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor leader delivering high-performance and adaptive computing solutions for data center, AI, client, and embedded markets.
The XAAU10P-1SBVB484I belongs to AMD's Kria™ adaptive SoC product line, engineered to accelerate vision AI development and deployment at the edge with pre-verified hardware, software, and reference applications.
FAQ
What is the XAAU10P-1SBVB484I and its primary use case?
The XAAU10P-1SBVB484I is an AMD Kria KV260 Vision AI Starter Kit SOM built around the Kria K26 adaptive SoC. Its primary use case is accelerating edge-based vision AI applications such as real-time object detection, facial recognition, and industrial quality inspection using pre-optimized Vitis AI tools and reference designs.
Does the XAAU10P-1SBVB484I include onboard memory and storage?
Yes, the XAAU10P-1SBVB484I includes 1GB of DDR4 SDRAM operating at 2400 MT/s and 32MB of QSPI flash for boot firmware and configuration. It also supports microSD card expansion for additional application storage and model deployment.
What video interfaces does the XAAU10P-1SBVB484I support?
The XAAU10P-1SBVB484I supports two MIPI CSI-2 interfaces (4-lane each), HDMI 2.0 input/output, and USB 3.0 UVC-compatible video capture. These enable direct connection to industrial cameras, sensors, and display subsystems without external bridge components.
Can the XAAU10P-1SBVB484I run Linux and custom applications?
Yes, the XAAU10P-1SBVB484I runs Petalinux-based embedded Linux out-of-the-box. Developers can deploy custom C/C++ and Python applications, integrate Vitis AI models, and leverage hardware-accelerated libraries for OpenCV, GStreamer, and TensorFlow Lite.
Is the XAAU10P-1SBVB484I pin-compatible with other Kria SOMs?
No, the XAAU10P-1SBVB484I uses a proprietary 484-pin BGA carrier board interface defined for the KV260 starter kit. It is not pin-compatible with other Kria SOMs such as the K26-based XA2E-1SBVB484I or future Kria variants, which have distinct mechanical and electrical interface definitions.
XAAU10P-1SBVB484I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Artix® UltraScale+
- Package/Case:
- 484-WFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Number of LABs/CLBs:
- 5500
- Number of Logic Elements/Cells:
- 96250
- Total RAM Bits:
- 3670016
- Number of I/O:
- 204
- Number of Gates:
- -
- Voltage - Supply:
- 0.825V ~ 0.876V
- Mounting Type:
- Surface Mount
- Operating Temperature:
- -40°C ~ 100°C (TJ)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 484-FCBGA (19x19)
XAAU10P-1SBVB484I FAQ
1.How can I place an order for XAAU10P-1SBVB484I through Aetrix?
Please submit a Request for Quotation (RFQ) for XAAU10P-1SBVB484I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XAAU10P-1SBVB484I reliable?
The price and inventory of XAAU10P-1SBVB484I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XAAU10P-1SBVB484I is usually 5 days.
3.What payment methods are accepted for XAAU10P-1SBVB484I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XAAU10P-1SBVB484I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XAAU10P-1SBVB484I?
XAAU10P-1SBVB484I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XAAU10P-1SBVB484I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XAAU10P-1SBVB484I?
For technical support, including XAAU10P-1SBVB484I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XAAU10P-1SBVB484I requirements.
6.How does Aetrix verify that XAAU10P-1SBVB484I is sourced from the original manufacturer or authorized distributors?
All XAAU10P-1SBVB484I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XAAU10P-1SBVB484I meets industry standards.
7.What is the process for return or replacement of XAAU10P-1SBVB484I?
All XAAU10P-1SBVB484I units undergo pre-shipment inspection (PSI). If there is an issue with XAAU10P-1SBVB484I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XAAU10P-1SBVB484I part is unused and in its original packaging.
Return procedure for XAAU10P-1SBVB484I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XAAU10P-1SBVB484I Tags

-
ICE40LP384-SG32
Lattice Semiconductor Corporation

-
ICE40UL640-CM36AI
Lattice Semiconductor Corporation

-
ICE40UL1K-CM36AI
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG32C
Lattice Semiconductor Corporation

-
10M02DCV36C8G
Intel

-
LCMXO2-256HC-4SG32I
Lattice Semiconductor Corporation

-
ICE5LP1K-SG48ITR
Lattice Semiconductor Corporation

-
ICE40LP1K-CM36
Lattice Semiconductor Corporation

-
LCMXO2-256ZE-1SG32I
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG48I
Lattice Semiconductor Corporation
-
ICE40LP1K-CM81
Lattice Semiconductor Corporation

-
T20W80I4
Efinix, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
