My Inquiry
My Account
Texas Instruments XAM3359ZCZ
- Part No.:
- XAM3359ZCZ
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 324-LFBGA
- Datasheet:
-
XAM3359ZCZ.pdf
- Description:
- IC MPU SITARA 324NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XAM3359ZCZ from Texas Instruments is a 600-MHz ARM Cortex-A8-based Sitara™ processor with integrated PRU-ICSS, dual 1-Gbps Ethernet MACs, 8-channel 12-bit SAR ADC, and 256KB L2 cache with ECC. It supports DDR3/DDR3L, GPMC, USB 2.0 DRD, CAN v2.0B, and LCD controller up to 2048×2048 resolution. Used in industrial HMIs, programmable logic controllers, and connected vending machines requiring real-time I/O and HLOS support.
For engineers reviewing the XAM3359ZCZ datasheet, XAM3359ZCZ pinout, XAM3359ZCZ application, or XAM3359ZCZ equivalent, key selection criteria include PRU-ICSS protocol flexibility (EtherCAT/PROFINET), dual-gigabit Ethernet with IEEE 1588v1 PTP, industrial temperature range (–40°C to +105°C), and 324-ball NFBGA package compatibility with AM3358ZCZ/AM3357ZCZ designs.
Technical Context
The XAM3359ZCZ implements a dual-core programmable real-time unit subsystem (PRU-ICSS) with two 200-MHz RISC processors, 12KB shared RAM, and dedicated MII/Ethernet PHY interfaces for deterministic industrial protocol offload. Its MPU subsystem integrates NEON SIMD, 32KB L1 I/D caches with parity, and 256KB L2 cache with ECC for Linux-capable deterministic execution.
Power management includes SmartReflex™ Class 2B adaptive voltage scaling, five ADPLLs for independent clock domains (MPU, DDR, USB, peripherals), and three switchable power domains (MPU, GFX, PER) with RTC/WAKEUP as nonswitchable domains. Boot modes are selected via latched configuration pins on PWRONRSTn assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - delivers 1200 MIPS with NEON SIMD acceleration for multimedia and control tasks |
| L2 Cache | 256KB with ECC - ensures data integrity during high-throughput memory operations in industrial environments |
| ADC | 12-bit SAR, 200 kSPS, 8-channel - supports resistive touch screen interface and analog sensor acquisition without external converters |
| Ethernet | Dual 10/100/1000-Mbps MACs with MII/RMII/RGMII/MDIO - enables redundant or protocol-split network stacks in PLCs and HMIs |
| PRU-ICSS | Two 200-MHz PRUs + 12KB shared RAM - executes EtherCAT slave, PROFINET device, or custom real-time I/O logic independently of ARM core |
| Memory Interface | 16-bit DDR3/DDR3L @ 400 MHz (800 MT/s) - supports up to 1GB address space with configurable timing for industrial-grade SDRAM |
| Package | 324-ball NFBGA (ZCZ), 0.80-mm pitch, 15.0 mm × 15.0 mm - compatible with standard PCB assembly processes and thermal vias for industrial cooling |
| Temp Range | –40°C to +105°C - qualified for extended-temperature operation in factory automation and outdoor kiosks |
Pinout & Package
Package: 324-ball NFBGA (ZCZ), 0.80-mm ball pitch, 15.0 mm × 15.0 mm body size, via-channel construction for improved signal integrity and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–DDR_A15 | Address bus (16-bit) | Connects to DDR3/DDR3L SDRAM row/column address lines; requires matched trace lengths for timing compliance |
| DDR_D0–DDR_D15 | Data bus (16-bit) | Bi-directional data path to DDR memory; paired with DDR_DQS0/1 for source-synchronous strobing |
| MII1_RXD0–MII1_RXD3 | Receive data (MII port 1) | 4-bit parallel Ethernet receive interface supporting 10/100 Mbps; used with RMII1_REF_CLK for reduced pin count |
| USB0_DRVVBUS | USB VBUS control output | Drives external VBUS switch for USB 2.0 DRD port; enables host/peripheral role negotiation without external logic |
| AIN0–AIN7 | Analog input channels | Direct connection to 12-bit ADC inputs; supports 4-/5-/8-wire resistive touch screen controller mode with internal reference |
| PWRONRSTn | Power-on reset input | Active-low asynchronous reset latched at power-up; determines boot mode configuration via strap pins |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS with dual 200-MHz RISC cores | Enables hard real-time I/O processing (e.g., EtherCAT slave stack) independent of Linux scheduler latency |
| Dual gigabit Ethernet with IEEE 1588v1 PTP | Supports sub-microsecond time synchronization for distributed motion control and synchronized data acquisition |
| Integrated SGX530 3D graphics engine | Delivers 20 million polygons/sec for rich GUI rendering in HMIs without external GPU or frame buffer overhead |
| GPMC with BCH 4/8/16-bit ECC | Enables reliable NAND/NOR flash boot and firmware storage with hardware-accelerated error correction |
| SmartReflex™ Class 2B AVS | Reduces dynamic power by 15–25% across operating conditions via real-time voltage/frequency adaptation to process/temp variation |
| Secure boot (optional) | Verifies signed bootloader images using AES-128/SHA-256 crypto accelerators; requires TI engagement for provisioning |
Applications
| Industrial PLC Controller | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Compact DIN-rail mounted controller executing ladder logic and fieldbus communication in manufacturing cells. IC Role / Device Role / Timing Role: XAM3359ZCZ serves as main application processor running Linux RT, while PRU-ICSS handles EtherCAT slave timing-critical I/O scanning at 100 µs cycle times. Use Value: Eliminates need for separate FPGA or microcontroller co-processor; reduces BOM cost and board area by integrating real-time and application layers. |
Use Scenario: Touch-enabled panel PC for factory floor monitoring with animated graphics and alarm visualization. IC Role / Device Role / Timing Role: XAM3359ZCZ drives 1024×768 LCD via integrated 24-bit LCDC and renders UI using SGX530 GPU, while ADC reads resistive touch coordinates. Use Value: Achieves <50 ms touch-to-display response with zero external graphics memory; supports OpenGL ES 2.0 for scalable vector graphics. |
| Connected Vending Machine | Smart Toll Terminal |
Use Scenario: Networked beverage dispenser with cashless payment, inventory telemetry, and remote firmware updates. IC Role / Device Role / Timing Role: XAM3359ZCZ hosts embedded Linux, manages dual Ethernet ports (LAN + cellular backhaul), and interfaces with bill validator via UART/USB. Use Value: Enables concurrent secure OTA updates (via TLS) and real-time transaction logging without service interruption. |
Use Scenario: Roadside toll collection unit with RFID reader, camera trigger, and DSRC/Wi-Fi uplink in harsh outdoor environment. IC Role / Device Role / Timing Role: XAM3359ZCZ operates in –40°C to +105°C range, uses CAN v2.0B to communicate with lane sensors, and timestamps events via RTC + IEEE 1588v1. Use Value: Guarantees timestamp accuracy within ±100 ns across networked toll stations for audit-compliant transaction records. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3358ZCZ | Same 324-ball ZCZ package, identical peripherals, but rated for 1-GHz max frequency and industrial temp (–40°C to +105°C) | Preferred for higher-performance HMI or vision analytics where CPU throughput >600 MHz is required | Select AM3358ZCZ when full 1-GHz capability and broader industrial qualification are needed; software-compatible with XAM3359ZCZ |
| AM3357ZCZ | Same package and temp rating, but lacks SGX530 graphics accelerator and has limited PRU-ICSS I/O pinout (ZCE variant only) | Suitable for headless industrial gateways or protocol converters where GUI rendering is unnecessary | Choose AM3357ZCZ to reduce cost in non-graphical applications; verify PRU pin availability matches target I/O mapping |
Compared with AM3358ZCZ, XAM3359ZCZ trades peak CPU frequency for identical industrial temperature support and full PRU-ICSS functionality, while AM3357ZCZ removes graphics and constrains PRU flexibility-making XAM3359ZCZ optimal for balanced real-time + HMI workloads.
Availability
XAM3359ZCZ is available at Aetrix Electronics and suitable for industrial HMIs, programmable logic controllers, and smart toll terminals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for XAM3359ZCZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The AM335x Sitara™ processor family-including XAM3359ZCZ-is designed for industrial automation and human-machine interface applications requiring integrated real-time processing (PRU-ICSS), graphics acceleration, and robust peripheral sets.
FAQ
What is the maximum operating frequency of the XAM3359ZCZ?
The XAM3359ZCZ is rated for a maximum operating frequency of 600 MHz on its ARM Cortex-A8 core. This frequency is validated across the full industrial temperature range (–40°C to +105°C) and supports stable Linux kernel execution with real-time extensions. The device shares the same silicon revision and feature set as other AM335x ZCZ variants, but is specifically binned and tested for 600-MHz operation.
Does the XAM3359ZCZ support IEEE 1588 Precision Time Protocol?
Yes, the XAM3359ZCZ supports IEEE 1588v1 Precision Time Protocol through its dual Ethernet MACs. Hardware timestamping is implemented in the EMAC modules, enabling sub-microsecond synchronization accuracy for industrial motion control and distributed I/O systems. The PTP stack runs in user space on Linux, leveraging kernel-level hardware timestamping APIs provided by TI's Processor SDK.
How many PRU-ICSS instances does the XAM3359ZCZ include?
The XAM3359ZCZ includes one Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS), containing two independent 32-bit PRU RISC processors (PRU0 and PRU1), 12KB of shared RAM, and dedicated MII/Ethernet interfaces. This subsystem operates autonomously from the ARM Cortex-A8 core and is fully enabled in the ZCZ package variant.
What memory types are supported by the XAM3359ZCZ external memory interface?
The XAM3359ZCZ supports mDDR (LPDDR), DDR2, DDR3, and DDR3L via its 16-bit EMIF, with data rates up to 800 MT/s (DDR3/DDR3L at 400 MHz clock). It also integrates a General-Purpose Memory Controller (GPMC) for NAND/NOR flash, SRAM, and muxed-NOR devices, with built-in BCH 4/8/16-bit ECC for reliable boot media.
Is the XAM3359ZCZ pin-compatible with other AM335x ZCZ packages?
Yes, the XAM3359ZCZ is pin-compatible with all other AM335x devices in the 324-ball ZCZ package, including AM3358ZCZ and AM3357ZCZ. Ball assignments, power domains, and peripheral mappings are identical across these variants, enabling hardware reuse and simplified design migration between performance tiers.
XAM3359ZCZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 324-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- -
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 324-NFBGA (15x15)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
XAM3359ZCZ FAQ
1.How can I place an order for XAM3359ZCZ through Aetrix?
Please submit a Request for Quotation (RFQ) for XAM3359ZCZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XAM3359ZCZ reliable?
The price and inventory of XAM3359ZCZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XAM3359ZCZ is usually 5 days.
3.What payment methods are accepted for XAM3359ZCZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XAM3359ZCZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XAM3359ZCZ?
XAM3359ZCZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XAM3359ZCZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XAM3359ZCZ?
For technical support, including XAM3359ZCZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XAM3359ZCZ requirements.
6.How does Aetrix verify that XAM3359ZCZ is sourced from the original manufacturer or authorized distributors?
All XAM3359ZCZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XAM3359ZCZ meets industry standards.
7.What is the process for return or replacement of XAM3359ZCZ?
All XAM3359ZCZ units undergo pre-shipment inspection (PSI). If there is an issue with XAM3359ZCZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XAM3359ZCZ part is unused and in its original packaging.
Return procedure for XAM3359ZCZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XAM3359ZCZ Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
