AMD XC17128ELPC20I
- Part No.:
- XC17128ELPC20I
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
XC17128ELPC20I.pdf
- Description:
- IC PROM SER I-TEMP 128K 20-PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,029
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC17128ELPC20I from AMD is a 128 kbit serial PROM configured for Xilinx FPGA configuration, featuring 5 V operation, 20 ns access time, and SOIC-20 package. It serves as non-volatile configuration memory in Spartan and Virtex family FPGA boot sequences.
For engineers reviewing the XC17128ELPC20I datasheet, pinout, applications, or equivalent options, key selection criteria include VCC tolerance (4.5–5.5 V), read cycle time (20 ns), compatibility with Xilinx SelectMAP and serial mode, and industrial temperature range (–40°C to +85°C).
Technical Context
This device implements a synchronous serial interface compatible with Xilinx FPGA configuration controllers, supporting both master serial and slave serial modes. It uses CMOS technology with TTL-compatible inputs and outputs, and includes internal address counters for sequential read operations.
The XC17128ELPC20I integrates a 128 kbit (16K × 8) organization with single-supply 5 V operation and automatic power-down mode. Its timing conforms to Xilinx XAPP099 and XAPP115 configuration guidelines for reliable bitstream loading.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 kbit (16K × 8) - holds full configuration bitstream for mid-complexity Xilinx FPGAs |
| Supply Voltage | 4.5–5.5 V - ensures compatibility with legacy 5 V FPGA configuration circuits |
| Access Time | 20 ns - meets timing budget for high-speed serial configuration clock up to 25 MHz |
| Operating Temp | –40°C to +85°C - supports industrial-grade FPGA deployment without derating |
| Package | SOIC-20 - surface-mount footprint matching Xilinx reference board layouts |
| Interface | Serial (3-wire) - compatible with Xilinx FPGA INIT, CCLK, DIN pins in master serial mode |
Pinout & Package
XC17128ELPC20I is housed in a 20-pin plastic small-outline integrated circuit (SOIC-20) package with standard 300-mil body width and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A13 | Address Inputs | Directly select one of 16,384 bytes during parallel read; unused in serial mode |
| D0–D7 | Data Outputs | Deliver configuration data byte-wide in parallel mode; tri-stated in serial mode |
| CE# | Chip Enable | Active-low enable controlling device power state and output drivers |
| OE# | Output Enable | Active-low control for data bus drivers during read cycles |
| WE# | Write Enable | Active-low input permanently tied high; device is factory-programmed, not field-writable |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed content | Ensures bitstream integrity and eliminates field programming risk in production systems |
| TTL-compatible I/O | Eliminates level-shifting components when interfacing with 5 V FPGA configuration logic |
| Automatic power-down | Reduces standby current to <100 µA when CE# is inactive, lowering system power budget |
| Industrial temperature range | Validates operation across extended thermal environments without external thermal management |
Applications
| FPGA Configuration Storage | Industrial Control Logic Boot |
|---|---|
Use Scenario: Storing bitstream for Xilinx Spartan-2 FPGA during cold start in programmable logic controller. IC Role / Device Role / Timing Role: Non-volatile configuration memory providing deterministic initialization sequence at power-on. Use Value: Enables zero-delay FPGA reconfiguration after power cycle without host processor intervention. | Use Scenario: Loading firmware image into Virtex-E FPGA used in motor drive safety monitoring unit. IC Role / Device Role / Timing Role: Dedicated configuration PROM ensuring certified startup behavior under IEC 61508 constraints. Use Value: Guarantees repeatable, tamper-proof configuration delivery critical for functional safety compliance. |
| Test Equipment Bitstream Loader | Avionics Reconfigurable Module |
Use Scenario: Supplying configuration data to Xilinx XC4000-series FPGA in automated test fixture. IC Role / Device Role / Timing Role: Serial PROM acting as static configuration source synchronized to tester-controlled CCLK. Use Value: Provides deterministic, jitter-free bitstream delivery independent of PC-based software timing. | Use Scenario: Configuring radiation-tolerant FPGA in satellite payload subsystem. IC Role / Device Role / Timing Role: Radiation-hardened-adjacent PROM delivering verified bitstream before FPGA configuration handshake. Use Value: Supports DO-254-compliant design assurance by decoupling configuration storage from volatile FPGA SRAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCF01SVO20C | 1 Mbit capacity, 3.3 V only, VQFP-20 package - higher density but incompatible voltage | Supports newer Spartan-3/6 FPGAs requiring larger bitstreams; not suitable for 5 V legacy designs | Select only if migrating to 3.3 V FPGA platforms and requiring >128 kbit storage |
| AT17LV010-10JU | 1 Mbit, 3.3/2.5 V dual-supply, TSSOP-20 - lower voltage, different timing parameters | Used in mixed-voltage systems with level translation; lacks 5 V native support | Choose when upgrading to low-power FPGA families and redesigning power distribution |
Compared with XC17128ELPC20I, XCF01SVO20C offers greater density but requires 3.3 V infrastructure, while AT17LV010-10JU enables voltage scaling at the cost of 5 V interoperability - neither supports drop-in replacement without schematic or layout revision.
Availability
XC17128ELPC20I is available at Aetrix Electronics and suitable for FPGA configuration storage, industrial control logic boot, and avionics reconfigurable modules requiring stable component supply and long-term obsolescence management.
Supply support for XC17128ELPC20I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor company focused on high-performance computing, adaptive SoCs, and programmable logic solutions.
The XC17xxx series was developed by AMD (later acquired by Xilinx) specifically to provide standardized, factory-programmed configuration memory for early-generation Xilinx FPGAs.
FAQ
What is the primary function of the XC17128ELPC20I in an FPGA-based system?
The XC17128ELPC20I serves as a factory-programmed serial PROM that stores and delivers the configuration bitstream to Xilinx Spartan and Virtex family FPGAs at power-up. It operates in master serial mode using CCLK, DIN, and INIT signals. The XC17128ELPC20I ensures deterministic, repeatable FPGA initialization without host processor involvement, making it essential for embedded and safety-critical applications where boot reliability is mandatory.
Does the XC17128ELPC20I support in-system programming or field updates?
No, the XC17128ELPC20I is factory-programmed and does not support in-system programming or field reprogramming. Its WE# pin is designed for write protection and must be held high during operation. The XC17128ELPC20I is intended for fixed, validated bitstreams in production systems where configuration integrity and immunity to corruption are required.
Can the XC17128ELPC20I be used with modern Xilinx FPGA families like Artix or Kintex?
The XC17128ELPC20I is not compatible with Artix-7, Kintex-7, or newer FPGA families due to architectural changes in configuration protocols and bitstream formats. It was designed exclusively for Spartan-I, Spartan-II, Virtex-E, and early Virtex devices. Using XC17128ELPC20I with modern FPGAs will result in failed configuration or undefined behavior.
What is the significance of the 'I' suffix in XC17128ELPC20I?
The 'I' suffix in XC17128ELPC20I denotes industrial temperature grade, specifying guaranteed operation from –40°C to +85°C. This distinguishes it from commercial-grade variants (e.g., XC17128ELPC20C) rated for 0°C to +70°C. The XC17128ELPC20I is qualified for use in harsh environments including factory automation, transportation, and outdoor electronics where thermal stability is critical.
Is the XC17128ELPC20I pin-compatible with other members of the XC17128 family?
Yes, the XC17128ELPC20I shares identical pinout and electrical characteristics with other XC17128E variants in SOIC-20 packaging, including XC17128ELPC20C and XC17128ELPC20Q. Differences are limited to temperature grade and screening level - the XC17128ELPC20I maintains full mechanical and functional interchangeability within the same package variant.
XC17128ELPC20I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 128kb
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
XC17128ELPC20I FAQ
1.How can I place an order for XC17128ELPC20I through Aetrix?
Please submit a Request for Quotation (RFQ) for XC17128ELPC20I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC17128ELPC20I reliable?
The price and inventory of XC17128ELPC20I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC17128ELPC20I is usually 5 days.
3.What payment methods are accepted for XC17128ELPC20I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC17128ELPC20I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC17128ELPC20I?
XC17128ELPC20I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC17128ELPC20I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC17128ELPC20I?
For technical support, including XC17128ELPC20I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC17128ELPC20I requirements.
6.How does Aetrix verify that XC17128ELPC20I is sourced from the original manufacturer or authorized distributors?
All XC17128ELPC20I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC17128ELPC20I meets industry standards.
7.What is the process for return or replacement of XC17128ELPC20I?
All XC17128ELPC20I units undergo pre-shipment inspection (PSI). If there is an issue with XC17128ELPC20I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC17128ELPC20I part is unused and in its original packaging.
Return procedure for XC17128ELPC20I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC17128ELPC20I Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
