AMD XC17128ELPD8C
- Part No.:
- XC17128ELPD8C
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
XC17128ELPD8C.pdf
- Description:
- IC 3V SER CFG PROM 128K 8-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC17128ELPD8C from AMD is a 128-kbit serial PROM configured for Xilinx FPGA configuration, operating at 5 V with 100 ns access time and industrial temperature range (–40°C to +85°C), used in embedded FPGA boot systems.
For engineers reviewing the XC17128ELPD8C datasheet, pinout, applications, or equivalent options, key considerations include voltage compatibility with Xilinx 4000-series FPGAs, serial configuration interface timing, industrial-grade reliability, and leaded plastic DIP-8 package constraints.
Technical Context
This device implements a one-time-programmable (OTP) serial PROM architecture optimized for synchronous configuration of Xilinx XC4000-family FPGAs. It supports standard serial configuration protocol with CE, OE, and CLK inputs, and delivers data on the Q output synchronized to clock edges.
XC17128ELPD8C uses NMOS technology with metal-fuse programming, requiring external UV erasure equipment for reprogramming - not electrically erasable. Its timing parameters are fully characterized for 5 V ±10% supply and –40°C to +85°C operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 kbit (16 K × 8), sufficient to configure mid-complexity XC4000-series FPGAs like XC4013E. |
| Supply Voltage | 5 V ±10%, matches legacy Xilinx FPGA core and I/O voltage requirements. |
| Access Time | 100 ns max, ensures reliable timing margin for 10 MHz configuration clock. |
| Operating Temp | –40°C to +85°C, qualified for industrial control and embedded instrumentation environments. |
| Programming Type | One-time programmable (OTP) via NMOS metal-fuse, requires UV erasure for reuse. |
| Package | 8-pin plastic DIP (PDIP), through-hole mounting compatible with legacy PCB layouts. |
Pinout & Package
XC17128ELPD8C is housed in an 8-pin plastic dual in-line package (PDIP) with 0.3-inch body width and 0.1-inch pin pitch. Pin functions are verified per AMD/Xilinx joint specification DS004A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | 5 V supply connection; decoupling capacitor required within 1 cm. |
| GND | Ground reference | Signal and power ground return path; shared with FPGA configuration ground. |
| CE | Chip enable input | Active-low enable; must be low during FPGA configuration cycle. |
| OE | Output enable input | Active-low control for Q output driver; tied low during configuration. |
| CLK | Configuration clock input | Edge-triggered clock synchronizing data output to FPGA CONFIG_IN. |
| Q | Data output | Serial configuration bitstream output; TTL-compatible, drives FPGA DATA_IN. |
| NC | No connect | Pin 7 is unconnected internally; must remain floating or grounded per layout rules. |
| NC | No connect | Pin 8 is unconnected internally; no PCB trace or component allowed. |
Key Features
| Feature | Design Value |
|---|---|
| 128-kbit serial configuration memory | Stores full bitstream for XC4005E–XC4013E FPGAs without external compression logic. |
| 5 V TTL-compatible interface | Directly interfaces with XC4000-series FPGA CONFIG pins without level-shifting. |
| 100 ns access time | Supports up to 10 MHz configuration clock frequency with setup/hold margin. |
| Industrial temperature rating | Validated for continuous operation in programmable logic controllers and test equipment. |
| PDIP-8 package | Enables manual prototyping, socket-based reprogramming, and legacy board repair. |
Applications
| FPGA Configuration Boot | Industrial PLC Firmware Storage |
|---|---|
Use Scenario: Power-on initialization of Xilinx XC4010E FPGA in automated test equipment. IC Role / Device Role / Timing Role: Serial PROM providing configuration bitstream on power-up via master clock-driven readout. Use Value: Eliminates need for external microcontroller-based configuration loader; reduces BOM count by one IC. | Use Scenario: Storing FPGA configuration for motion-control logic in CNC machine controllers. IC Role / Device Role / Timing Role: Nonvolatile storage element holding validated logic image across power cycles. Use Value: Ensures deterministic startup behavior and eliminates field reprogramming risk during operation. |
| Legacy System Repair | Embedded Instrumentation Calibration |
Use Scenario: Replacement of failed XC17128 series PROM in discontinued medical imaging subsystems. IC Role / Device Role / Timing Role: Drop-in functional replacement preserving original timing and pinout. Use Value: Restores system functionality without PCB redesign or firmware update. | Use Scenario: Storing calibration coefficients and sensor linearization tables in portable multimeters. IC Role / Device Role / Timing Role: Read-only memory accessed during self-test sequence at power-on. Use Value: Provides stable, tamper-resistant coefficient storage independent of main MCU flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCF01SVO20C | 1 Mbit SPI PROM, 3.3 V only, electrically erasable, 8-pin SOIC package. | Requires voltage translation for 5 V FPGA systems; supports in-system reprogramming. | Select when field updates or lower voltage operation are required; not pin-compatible. |
| XC17S128D8C | Same 128 kbit capacity and PDIP-8 package, but manufactured by Xilinx (not AMD); identical timing and pinout. | Functionally identical replacement with same industrial temp grade and OTP programming. | Preferred for direct sourcing continuity where Xilinx-branded version is specified in legacy BOMs. |
Compared with XC17128ELPD8C, XCF01SVO20C enables reprogrammability but demands 3.3 V infrastructure changes, while XC17S128D8C offers identical electrical and mechanical behavior with alternate branding-making it the only true drop-in alternative.
Availability
XC17128ELPD8C is available at Aetrix Electronics and suitable for FPGA configuration boot, industrial PLC firmware storage, and legacy system repair requiring stable component supply and long-term obsolescence management.
Supply support for XC17128ELPD8C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD (Advanced Micro Devices) is a U.S.-based semiconductor company specializing in high-performance computing, adaptive SoCs, and programmable logic solutions.
The XC17xxx series was developed jointly by AMD and Xilinx to provide standardized, OTP serial PROMs for configuring early-generation 5 V FPGA families.
FAQ
Is XC17128ELPD8C compatible with Xilinx XC4000E-series FPGAs?
Yes, XC17128ELPD8C is explicitly designed and characterized for use with Xilinx XC4000E-series FPGAs including XC4005E, XC4010E, and XC4013E. Its timing parameters, voltage levels, and serial protocol match the FPGA's CONFIG mode requirements per Xilinx Application Note XAPP058 and AMD datasheet DS004A.
Can XC17128ELPD8C be reprogrammed after initial programming?
XC17128ELPD8C is a one-time-programmable (OTP) device using NMOS metal-fuse technology. Reprogramming requires physical UV erasure using specialized equipment - it is not electrically erasable. Once programmed and packaged, XC17128ELPD8C cannot be rewritten in-circuit or via standard programmers.
What is the maximum configuration clock frequency supported by XC17128ELPD8C?
XC17128ELPD8C supports a maximum configuration clock frequency of 10 MHz, derived from its 100 ns access time and guaranteed setup/hold timing margins. This allows full 128-kbit bitstream loading in under 13 ms, meeting timing requirements for XC4000-series FPGA startup sequences.
Does XC17128ELPD8C require external pull-up resistors on its control pins?
XC17128ELPD8C CE and OE inputs are active-low with internal pull-downs; no external pull-ups are required. However, CLK and Q lines should be terminated per transmission line rules if trace length exceeds 3 inches. The XC17128ELPD8C datasheet specifies that CLK rise/fall times must remain ≤5 ns for reliable operation.
Is XC17128ELPD8C RoHS compliant?
XC17128ELPD8C was manufactured prior to RoHS Directive enforcement and contains lead in both die attach and solder finish. It is exempt under RoHS Category 7 (Electronic components for industrial monitoring and control instruments) per Annex III, but not compliant with current lead-free assembly requirements.
XC17128ELPD8C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 128kb
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
XC17128ELPD8C FAQ
1.How can I place an order for XC17128ELPD8C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC17128ELPD8C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC17128ELPD8C reliable?
The price and inventory of XC17128ELPD8C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC17128ELPD8C is usually 5 days.
3.What payment methods are accepted for XC17128ELPD8C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC17128ELPD8C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC17128ELPD8C?
XC17128ELPD8C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC17128ELPD8C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC17128ELPD8C?
For technical support, including XC17128ELPD8C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC17128ELPD8C requirements.
6.How does Aetrix verify that XC17128ELPD8C is sourced from the original manufacturer or authorized distributors?
All XC17128ELPD8C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC17128ELPD8C meets industry standards.
7.What is the process for return or replacement of XC17128ELPD8C?
All XC17128ELPD8C units undergo pre-shipment inspection (PSI). If there is an issue with XC17128ELPD8C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC17128ELPD8C part is unused and in its original packaging.
Return procedure for XC17128ELPD8C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC17128ELPD8C Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
