My Inquiry
My Account
AMD XC17128EPCG20C
- Part No.:
- XC17128EPCG20C
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
XC17128EPCG20C.pdf
- Description:
- IC PROM SERIAL 128K 20-PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,295
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC17128EPCG20C from AMD is a 128-kbit serial PROM configured for Xilinx FPGA configuration, operating at 5 V with 20 ns access time in a 20-pin ceramic DIP package, used in legacy FPGA bitstream loading applications.
For engineers reviewing the XC17128EPCG20C datasheet, pinout, applications, or equivalent options, key selection factors include VCC tolerance, read cycle timing, package thermal profile, and compatibility with Xilinx 4000-series configuration protocols.
Technical Context
This device implements a one-time programmable (OTP) memory architecture optimized for synchronous serial configuration of Xilinx XC4000-family FPGAs. It supports standard 5 V CMOS logic levels and requires no external clock during read operation.
Configuration data is accessed via a simple 3-wire interface (CE, OE, DATA), with CE controlling chip enable and OE enabling output buffer. The device lacks write capability after initial programming and does not support reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 kbit (16 K × 8) - provides full bitstream storage for mid-complexity XC4000-series FPGAs |
| Supply Voltage | 5.0 V ± 10% - compatible with legacy 5 V FPGA system rails |
| Access Time | 20 ns - meets timing budget for XC4000 configuration clock rates up to 25 MHz |
| Operating Temperature | 0 °C to 70 °C - rated for commercial-grade board-level integration |
| Package Type | 20-pin ceramic DIP (CG20) - through-hole mounting with MIL-STD-883 qualified hermetic seal |
| Programming Method | One-time UV-erasable PROM - programmed once using Xilinx-compatible PROM programmers |
Pinout & Package
XC17128EPCG20C is housed in a 20-pin ceramic dual in-line package (CG20) with 0.3-inch body width and 0.1-inch pin pitch, designed for high-reliability, long-lifecycle industrial and aerospace applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply | 5 V main supply input; decoupling required per Xilinx AN-122 guidelines |
| GND | Ground reference | Signal and power ground return path for configuration interface |
| CE | Chip Enable | Active-low input enabling memory array access; tied low during FPGA configuration |
| OE | Output Enable | Active-low control for DATA output driver; synchronized with FPGA configuration clock |
| DATA | Data output | Serial data output line delivering configuration bitstream MSB-first to FPGA DIN pin |
| VPP | Programming voltage | 12.5 V input during UV-PROM programming; no connection in normal operation |
Key Features
| Feature | Design Value |
|---|---|
| UV-erasable OTP memory | Enables pre-programming and verification before system integration; eliminates field reprogramming risk |
| Ceramic DIP packaging | Provides hermetic sealing and thermal stability for extended operational life in harsh environments |
| 20 ns access time | Supports reliable bitstream delivery at 25 MHz configuration clock without wait states |
| Xilinx 4000-series protocol compliance | Guarantees interoperability with XC4000, XC4000A, and XC4000E FPGA configuration controllers |
Applications
| Industrial Control PLCs | Aerospace Avionics |
|---|---|
Use Scenario: Configuration storage for Xilinx XC4010E FPGAs in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Serial PROM providing deterministic, non-volatile bitstream loading at power-up. Use Value: Ensures repeatable FPGA initialization without external configuration controller overhead. | Use Scenario: Bitstream storage for radiation-tolerant XC4000-based flight computer modules operating in low-earth orbit. IC Role / Device Role / Timing Role: Hermetically sealed OTP memory delivering verified configuration data across thermal vacuum cycles. Use Value: Eliminates configuration corruption risk from single-event upsets during launch and orbital operation. |
| Military Communications | Test & Measurement Equipment |
Use Scenario: Secure FPGA configuration in SIGINT receivers where bitstream integrity must persist over 15+ year service life. IC Role / Device Role / Timing Role: One-time programmable PROM preventing unauthorized reconfiguration or tampering. Use Value: Provides cryptographic assurance of hardware identity and function at boot. | Use Scenario: Configuration memory for Xilinx XC4025E-based logic analyzers requiring stable, repeatable startup behavior across calibration cycles. IC Role / Device Role / Timing Role: Fixed-function serial PROM ensuring identical FPGA configuration state on every power cycle. Use Value: Removes variability in signal acquisition timing caused by volatile configuration methods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XC17S128PC20C | Same 128-kbit capacity but uses plastic DIP (P20) package; no hermetic seal; lower cost | Suitable for commercial-grade systems where moisture resistance and long-term reliability are not critical | Select when lifecycle requirements are <10 years and environmental qualification is not mandated |
| XC1764EPC20C | 64-kbit capacity; otherwise identical pinout, timing, and ceramic DIP packaging | Used for smaller XC4000 devices (e.g., XC4005–XC4013); insufficient for XC4025E and above | Choose only if FPGA bitstream size is confirmed ≤64 kbit and CG20 package is required |
Compared with XC17128EPCG20C, XC17S128PC20C trades hermetic reliability for cost savings, while XC1764EPC20C reduces capacity to meet smaller FPGA needs-neither offers pin-to-pin or functional equivalence without design review.
Availability
XC17128EPCG20C is available at Aetrix Electronics and suitable for industrial control, aerospace avionics, and military communications applications requiring stable component supply and long-term obsolescence management.
Supply support for XC17128EPCG20C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD (Advanced Micro Devices) is a U.S.-based semiconductor company specializing in high-performance computing, adaptive SoCs, and legacy programmable logic solutions.
The XC17 family was developed by AMD specifically for reliable, non-volatile configuration of Xilinx 4000-series FPGAs in mission-critical and long-lifecycle systems.
FAQ
Is XC17128EPCG20C still in production?
No, XC17128EPCG20C is obsolete and no longer manufactured by AMD. Aetrix Electronics maintains legacy inventory and provides controlled distribution for ongoing maintenance and repair of installed systems. Full documentation and application notes remain accessible via AMD's archived technical portal.
What programming equipment supports XC17128EPCG20C?
XC17128EPCG20C requires a UV-PROM programmer compatible with Xilinx XC1700-series PROMs, such as the BP Microsystems BP3800 or Data I/O PS-3000. Programming voltage (VPP = 12.5 V) and UV erasure (20–30 min under 253.7 nm lamp) must follow AMD specification document DS009.
Can XC17128EPCG20C be used with Xilinx Virtex or Spartan FPGAs?
No, XC17128EPCG20C is not compatible with Virtex or Spartan families. Its timing, protocol, and command set are strictly defined for Xilinx 4000-series FPGAs (XC4000, XC4000A, XC4000E). Later FPGA families use different configuration architectures and voltage levels.
Does XC17128EPCG20C support in-system programming (ISP)?
No, XC17128EPCG20C does not support in-system programming. It is a one-time programmable UV-erasable PROM requiring removal from the PCB and exposure to UV light for erasure prior to reprogramming. No electrical ISP capability exists.
What is the maximum configuration clock frequency supported by XC17128EPCG20C?
XC17128EPCG20C supports a maximum configuration clock frequency of 25 MHz, derived from its 20 ns access time and setup/hold timing margins specified in AMD DS009. Exceeding this rate risks bitstream read errors during FPGA configuration.
XC17128EPCG20C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 128kb
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
XC17128EPCG20C FAQ
1.How can I place an order for XC17128EPCG20C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC17128EPCG20C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC17128EPCG20C reliable?
The price and inventory of XC17128EPCG20C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC17128EPCG20C is usually 5 days.
3.What payment methods are accepted for XC17128EPCG20C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC17128EPCG20C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC17128EPCG20C?
XC17128EPCG20C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC17128EPCG20C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC17128EPCG20C?
For technical support, including XC17128EPCG20C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC17128EPCG20C requirements.
6.How does Aetrix verify that XC17128EPCG20C is sourced from the original manufacturer or authorized distributors?
All XC17128EPCG20C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC17128EPCG20C meets industry standards.
7.What is the process for return or replacement of XC17128EPCG20C?
All XC17128EPCG20C units undergo pre-shipment inspection (PSI). If there is an issue with XC17128EPCG20C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC17128EPCG20C part is unused and in its original packaging.
Return procedure for XC17128EPCG20C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC17128EPCG20C Tags
-
AT17LV512A-10PU
Microchip Technology
-
EPCQ4ASI8N
Intel
-
AT17LV256-10PU
Microchip Technology
-
AT17LV256-10NU
Microchip Technology
-
EPCQ16ASI8N
Intel
-
AT17LV010-10PU
Microchip Technology
-
EPCQ32ASI8N
Intel
-
EPCQ64ASI16N
Intel
-
EPCQ128ASI16N
Intel
-
AT17LV512A-10JU
Microchip Technology
-
AT17LV512-10JU
Microchip Technology
-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
