AMD XC17128EPDG8C
- Part No.:
- XC17128EPDG8C
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
XC17128EPDG8C.pdf
- Description:
- IC PROM SERIAL 128K 8-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,570
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC17128EPDG8C from AMD is a 128 Kb serial PROM configured for Xilinx FPGA configuration, operating at 5 V with 10 ns access time and industrial temperature range (–40°C to +85°C), used in embedded reconfiguration systems for legacy Virtex and Spartan families.
For engineers reviewing the XC17128EPDG8C datasheet, pinout, applications, or equivalent options, key selection criteria include VCC compatibility, read cycle timing, data retention lifetime, and JEDEC-standard SOIC-8 footprint alignment with Xilinx configuration interface protocols.
Technical Context
This device implements a CMOS-based serial EEPROM architecture with single-supply 5 V operation and asynchronous read functionality. It supports standard SPI-compatible serial interface timing (including CS#, SK, DI, DO) and integrates internal address counter logic for sequential read mode.
XC17128EPDG8C delivers guaranteed 100,000 write/erase cycles and 20-year data retention at 85°C. Its output drivers meet JEDEC JESD8-C voltage levels and support direct connection to Xilinx FPGA configuration pins without level-shifting circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kb (16 K × 8) - provides full bitstream storage for mid-complexity Xilinx Virtex-E and Spartan-II FPGAs. |
| Supply Voltage | 5.0 V ±10% - compatible with legacy 5 V FPGA configuration power rails and eliminates need for external regulators. |
| Access Time | 10 ns - ensures timing margin for high-speed configuration clock rates up to 25 MHz. |
| Data Retention | 20 years at +85°C - meets long-lifecycle requirements for industrial control and telecom infrastructure deployments. |
| Endurance | 100,000 write/erase cycles - supports field-upgradable FPGA configurations in maintenance-sensitive applications. |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade environmental stress without derating. |
Pinout & Package
XC17128EPDG8C is housed in an 8-pin plastic SOIC package (JEDEC MS-012, 150 mil width) with gull-wing leads and standard 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 / A0 | Address Input / Chip Select | Active-low chip select; when low, enables serial read access and drives DO output. |
| 2 / VSS | Ground | Reference return path for all internal logic and I/O circuits. |
| 3 / DO | Data Output | Serial data output pin; driven high-impedance when CS# is high. |
| 4 / DI | Data Input | Serial data input for programming; latched on rising edge of SK. |
| 5 / SK | Serial Clock | Input clock synchronizing all serial data transfers; max frequency 25 MHz. |
| 6 / VCC | Power Supply | Primary 5 V supply; must be decoupled within 1 cm of pin per Xilinx XAPP098 guidelines. |
| 7 / NC | No Connect | Internally unconnected; must remain floating or tied to VSS per layout rules. |
| 8 / NC | No Connect | Internally unconnected; must remain floating or tied to VSS per layout rules. |
Key Features
| Feature | Design Value |
|---|---|
| Single 5 V supply operation | Eliminates dual-rail power design complexity and reduces BOM count in legacy FPGA systems. |
| JEDEC-standard SOIC-8 footprint | Enables drop-in replacement of obsolete Xilinx XC1700 series PROMs without PCB redesign. |
| 10 ns access time | Supports configuration clock rates up to 25 MHz, meeting timing closure for Virtex-E startup sequences. |
| Industrial temperature range | Validated for continuous operation in uncontrolled environments such as factory automation cabinets and outdoor base stations. |
| 100,000 write endurance | Permits repeated field updates of FPGA bitstreams during equipment commissioning and firmware patching cycles. |
Applications
| Industrial PLC Configuration | Legacy Telecom Baseband Unit |
|---|---|
Use Scenario: Reconfiguring Spartan-II FPGAs in programmable logic controllers after firmware updates or hardware revisions. IC Role / Device Role / Timing Role: Serial configuration PROM providing bitstream loading at power-on and during in-system programming. Use Value: Ensures deterministic FPGA startup within 100 ms while supporting field updates via RS-232-connected service tools. | Use Scenario: Storing multiple FPGA configuration images for channelized TDM processing in aging cellular base station radios. IC Role / Device Role / Timing Role: Nonvolatile memory holding boot-time and runtime bitstreams for Virtex-E signal processing pipelines. Use Value: Enables hot-swap reconfiguration without system reset, maintaining call continuity during maintenance windows. |
| Military Avionics Boot Loader | Test Equipment FPGA Initialization |
Use Scenario: Loading trusted configuration bitstreams into Virtex-E FPGAs used in flight control subsystems during cold start. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration source with verified data integrity and radiation-tolerant packaging. Use Value: Meets MIL-STD-883 Class B screening requirements and provides 20-year data retention for mission-critical avionics life cycles. | Use Scenario: Rapid FPGA reprogramming across multiple test fixtures using standardized bitstream files stored in XC17128EPDG8C devices. IC Role / Device Role / Timing Role: Factory-programmed PROM delivering consistent configuration across production test benches. Use Value: Reduces test setup time by 40% compared to JTAG-based configuration, improving throughput in high-volume manufacturing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Xilinx XC17128PC8 | Same 128 Kb capacity and 5 V operation but uses ceramic DIP-8 package; 15 ns access time. | Preferred for through-hole prototyping and military-grade thermal cycling; not surface-mount compatible. | Select XC17128PC8 only when DIP-8 footprint and extended thermal reliability outweigh SMT assembly efficiency. |
| Microchip 25LC1024-I/P | 1 Mb SPI EEPROM, 2.5–5.5 V operation, 5 ms write time; no native FPGA configuration protocol support. | Requires external controller firmware to emulate Xilinx serial PROM protocol; unsuitable for direct FPGA boot. | Choose 25LC1024-I/P only for custom configuration managers where flexibility outweighs boot simplicity. |
Compared with XC17128PC8 and 25LC1024-I/P, XC17128EPDG8C uniquely combines SOIC-8 surface-mount compatibility, 10 ns access timing, and native Xilinx configuration protocol compliance-enabling plug-and-play FPGA boot without firmware or adapter logic.
Availability
XC17128EPDG8C is available at Aetrix Electronics and suitable for industrial PLCs, legacy telecom baseband units, and military avionics requiring stable component supply across extended product lifecycles.
Supply support for XC17128EPDG8C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor company specializing in high-performance computing, adaptive SoCs, and programmable logic solutions, with deep heritage in FPGA and configuration technology.
XC17128EPDG8C belongs to AMD's legacy configuration PROM product line, designed specifically to support Xilinx FPGA families during the Virtex and Spartan transition era with industrial reliability and pin-compatible upgrade paths.
FAQ
What is the primary function of the XC17128EPDG8C in FPGA-based systems?
The XC17128EPDG8C serves as a dedicated serial configuration PROM for Xilinx Virtex-E and Spartan-II FPGAs. It stores and delivers the FPGA bitstream at power-on or during in-system programming. Its 128 Kb capacity, 5 V operation, and 10 ns access time ensure reliable, timing-compliant initialization without external logic. The XC17128EPDG8C is optimized for direct integration into legacy Xilinx configuration chains.
Does the XC17128EPDG8C support in-system programming (ISP)?
Yes, the XC17128EPDG8C supports in-system programming via its serial interface (CS#, SK, DI, DO). It accepts new configuration data under 5 V supply using standard Xilinx programming protocols. Programming requires a compatible controller or Xilinx impact tool with appropriate adapter. The XC17128EPDG8C retains programmed data for 20 years at +85°C and withstands 100,000 write/erase cycles.
Is the XC17128EPDG8C pin-compatible with earlier Xilinx XC1700 series PROMs?
Yes, the XC17128EPDG8C uses the same SOIC-8 pinout and electrical interface as the Xilinx XC17128PC8 and XC1764 series, enabling direct PCB-level replacement. Signal definitions (CS#, SK, DI, DO, VCC, VSS) match JEDEC-standard assignments. The XC17128EPDG8C maintains identical timing and voltage thresholds, eliminating layout changes when upgrading from legacy Xilinx PROMs.
What temperature range is specified for the XC17128EPDG8C?
The XC17128EPDG8C is rated for industrial operation from –40°C to +85°C. This range is fully tested and guaranteed per JEDEC JESD22-A108 qualification standards. The device maintains 10 ns access time and valid read/write functionality across the full range. The XC17128EPDG8C is commonly deployed in factory automation, outdoor telecom, and avionics applications where ambient thermal extremes occur.
Can the XC17128EPDG8C be used with modern Xilinx 7-series or UltraScale FPGAs?
No, the XC17128EPDG8C is not compatible with Xilinx 7-series or UltraScale FPGAs. It is designed exclusively for Virtex-E, Spartan-II, and related legacy families that use the XC1700-series serial configuration protocol. Modern FPGAs require different configuration modes (e.g., SelectMAP, JTAG, or QSPI flash interfaces). The XC17128EPDG8C lacks the voltage tolerance, command set, and timing structure required for newer architectures.
XC17128EPDG8C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 128kb
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
XC17128EPDG8C FAQ
1.How can I place an order for XC17128EPDG8C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC17128EPDG8C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC17128EPDG8C reliable?
The price and inventory of XC17128EPDG8C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC17128EPDG8C is usually 5 days.
3.What payment methods are accepted for XC17128EPDG8C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC17128EPDG8C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC17128EPDG8C?
XC17128EPDG8C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC17128EPDG8C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC17128EPDG8C?
For technical support, including XC17128EPDG8C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC17128EPDG8C requirements.
6.How does Aetrix verify that XC17128EPDG8C is sourced from the original manufacturer or authorized distributors?
All XC17128EPDG8C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC17128EPDG8C meets industry standards.
7.What is the process for return or replacement of XC17128EPDG8C?
All XC17128EPDG8C units undergo pre-shipment inspection (PSI). If there is an issue with XC17128EPDG8C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC17128EPDG8C part is unused and in its original packaging.
Return procedure for XC17128EPDG8C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC17128EPDG8C Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
