AMD XC1736EPD8I
- Part No.:
- XC1736EPD8I
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
XC1736EPD8I.pdf
- Description:
- IC PROM SER I-TEMP 36K 8-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,358
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC1736EPD8I from AMD is a configuration PROM for Spartan and Virtex FPGAs, providing 36 Mbit serial configuration memory in an 8-pin PDIP package with 5.0 V operation, 10 MHz max clock frequency, and industrial temperature range (–40°C to +85°C), used in FPGA boot-up and system initialization.
For engineers reviewing the XC1736EPD8I datasheet, pinout, applications, or equivalent options, key selection criteria include voltage compatibility with target FPGA configuration interface, serial access timing compliance, industrial-grade reliability, and legacy PDIP footprint support in rework-sensitive or legacy board environments.
Technical Context
This device implements a one-time-programmable (OTP) serial PROM architecture optimized for Xilinx FPGA configuration loading via SelectMAP or serial mode. It supports standard SPI-compatible read commands and uses internal address counters for sequential data streaming during power-up.
XC1736EPD8I features built-in power-on reset logic that initiates automatic configuration upon VCC stabilization and includes write-protection via hardware enable pin (WP#) and software command lock. No internal oscillator or voltage regulation is integrated - timing relies entirely on external FPGA-provided clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Capacity | 36 Mbit (4.5 MB) - stores full bitstream for mid-range Spartan-II or early Virtex FPGAs |
| Interface Type | Serial (SPI-compatible) - requires single bidirectional data line and dedicated clock, minimizing FPGA pin count |
| Supply Voltage | 5.0 V ±10% - matches legacy 5 V FPGA configuration I/O voltage levels |
| Max Clock Frequency | 10 MHz - sets upper limit on configuration speed; typical load time ~3.6 s at full rate |
| Operating Temperature | –40°C to +85°C - qualified for industrial environment deployment without derating |
| Programming Method | One-time programmable (OTP) - prevents accidental reconfiguration or firmware overwrite in fielded systems |
Pinout & Package
XC1736EPD8I is housed in an 8-pin plastic dual in-line package (PDIP) with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch, compatible with standard DIP-8 sockets and wave-soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address Input / Mode Select | Configures serial vs. SelectMAP mode when pulled high/low at power-up |
| 2 (DI) | Data Input | Serial input for programming; tied to FPGA DIN during configuration |
| 3 (GND) | Ground Reference | Primary return path for VCC and signal currents; must be low-impedance |
| 4 (CLK) | Configuration Clock Input | Externally driven clock from FPGA; determines bitstream shift rate |
| 5 (VCC) | Power Supply | 5 V supply only; no internal regulation - requires clean, decoupled source |
| 6 (DO) | Data Output | Serial output carrying FPGA bitstream; connects to FPGA DIN in master serial mode |
| 7 (WP#) | Write Protect Input | Active-low; disables all programming commands when asserted |
| 8 (CE#) | Chip Enable Input | Active-low; enables device for read or program operations |
Key Features
| Feature | Design Value |
|---|---|
| OTP Memory Architecture | Prevents unauthorized firmware modification and eliminates need for external write protection circuitry |
| Industrial Temperature Range | Enables deployment in uncontrolled ambient environments such as factory automation or outdoor telecom cabinets |
| 5 V Single-Supply Operation | Eliminates level-shifting requirements when interfacing with legacy 5 V FPGA families |
| Hardware Write Protection (WP#) | Provides fail-safe locking against accidental reprogramming during system maintenance or power cycling |
| Standard PDIP-8 Footprint | Supports manual rework, socket-based prototyping, and backward compatibility with existing PCB layouts |
Applications
| Industrial PLC Configuration | FPGA-Based Test Equipment |
|---|---|
Use Scenario: Replacing EPROMs in aging programmable logic controller backplanes requiring field-upgradable FPGA firmware. IC Role / Device Role / Timing Role: Nonvolatile configuration storage that loads bitstream at power-on reset to initialize FPGA logic for I/O control and ladder logic execution. Use Value: Enables long-term maintenance of legacy PLC hardware without redesigning PCBs or replacing FPGAs. | Use Scenario: Booting custom FPGA-based digital pattern generators used in semiconductor ATE systems. IC Role / Device Role / Timing Role: Serial configuration PROM delivering deterministic startup timing and repeatable bitstream integrity across thermal cycles. Use Value: Ensures consistent test vector delivery and eliminates configuration-related test failures in production wafer sort. |
| Military Communications Baseband | Avionics Data Acquisition Unit |
Use Scenario: Storing hardened FPGA configurations in ground-station radios operating in extended temperature ranges. IC Role / Device Role / Timing Role: OTP memory providing tamper-resistant, radiation-tolerant boot image storage independent of volatile RAM or flash wear-out mechanisms. Use Value: Meets MIL-STD-810F environmental qualification and avoids configuration corruption during thermal shock or vibration. | Use Scenario: Initializing flight-critical sensor interface FPGAs in airborne data concentrators certified to DO-254 Level A. IC Role / Device Role / Timing Role: Trusted configuration source with deterministic power-on sequence and no firmware update capability post-certification. Use Value: Supports certification evidence for fixed-function FPGA behavior and eliminates runtime attack surface from reprogrammability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCF32PFS48C | 32 Mbit capacity, 3.3 V supply, 100-pin TQFP package - not pin-compatible; requires PCB redesign | Targets newer 3.3 V Spartan-3 FPGAs; lacks industrial temp grade | Select only if migrating to 3.3 V FPGA platform and redesigning layout |
| XC17S30PC44C | 30 Mbit capacity, 5 V supply, 44-pin PLCC package - different pin count and footprint | Used with Spartan-XL family; supports in-system programming (ISP), unlike OTP XC1736EPD8I | Choose when field reprogramming capability is required and PLCC socketing is acceptable |
Compared with XCF32PFS48C and XC17S30PC44C, XC1736EPD8I uniquely combines 5 V operation, OTP security, industrial temperature rating, and PDIP-8 form factor - making it irreplaceable in legacy 5 V FPGA systems where socket-based field replacement and tamper resistance are mandatory.
Availability
XC1736EPD8I is available at Aetrix Electronics and suitable for industrial PLCs, FPGA-based test equipment, military communications baseband units, and avionics data acquisition requiring stable component supply and long-lifecycle support.
Supply support for XC1736EPD8I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD (formerly Xilinx) designs and manufactures high-performance programmable logic devices, including FPGAs, SoCs, and associated configuration solutions for aerospace, industrial, and communications markets.
The XC17 family was developed specifically to provide reliable, industry-standard configuration memory for Spartan and Virtex FPGA platforms, emphasizing long-term availability, rugged packaging, and deterministic boot behavior.
FAQ
Is XC1736EPD8I compatible with Xilinx Spartan-II FPGAs?
Yes, XC1736EPD8I is explicitly designed for Spartan-II and early Virtex FPGAs. Its 36 Mbit capacity matches the maximum bitstream size of Spartan-IIE XC2S300E and supports both Master Serial and SelectMAP configuration modes per Xilinx UG071 documentation.
Can XC1736EPD8I be reprogrammed after initial programming?
No, XC1736EPD8I is a one-time-programmable (OTP) PROM. Once programmed, its memory contents cannot be erased or rewritten. This ensures configuration integrity but requires final bitstream validation before programming.
What is the function of the WP# pin on XC1736EPD8I?
The WP# (Write Protect) pin on XC1736EPD8I is an active-low input that disables all programming commands when asserted. It provides hardware-level protection against accidental reprogramming during system operation or maintenance.
Does XC1736EPD8I require an external clock source?
Yes, XC1736EPD8I requires an external clock applied to the CLK pin. The FPGA typically generates this clock during configuration; no internal oscillator is present, and timing compliance depends entirely on external clock stability and edge integrity.
Is XC1736EPD8I RoHS compliant?
XC1736EPD8I is manufactured under legacy process rules and predates RoHS Directive 2002/95/EC. It contains lead in the PDIP package finish and solderable leads, and is not RoHS compliant - intended for industrial and military applications where exemptions apply.
XC1736EPD8I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 36kb
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
XC1736EPD8I FAQ
1.How can I place an order for XC1736EPD8I through Aetrix?
Please submit a Request for Quotation (RFQ) for XC1736EPD8I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC1736EPD8I reliable?
The price and inventory of XC1736EPD8I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC1736EPD8I is usually 5 days.
3.What payment methods are accepted for XC1736EPD8I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC1736EPD8I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC1736EPD8I?
XC1736EPD8I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC1736EPD8I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC1736EPD8I?
For technical support, including XC1736EPD8I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC1736EPD8I requirements.
6.How does Aetrix verify that XC1736EPD8I is sourced from the original manufacturer or authorized distributors?
All XC1736EPD8I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC1736EPD8I meets industry standards.
7.What is the process for return or replacement of XC1736EPD8I?
All XC1736EPD8I units undergo pre-shipment inspection (PSI). If there is an issue with XC1736EPD8I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC1736EPD8I part is unused and in its original packaging.
Return procedure for XC1736EPD8I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC1736EPD8I Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
