AMD XC1736EVO8C
- Part No.:
- XC1736EVO8C
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
XC1736EVO8C.pdf
- Description:
- IC SER CFG PROM 36K 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC1736EVO8C from AMD is a configuration PROM for Spartan-XL FPGAs, providing 36 Kbit serial EEPROM storage in an 8-pin SOIC package with 5 V supply voltage, 10 mA typical active current, and 100 μA standby current. It enables reliable bitstream loading during FPGA power-up in industrial control systems.
For engineers reviewing the XC1736EVO8C datasheet, pinout, applications, or equivalent options, key selection criteria include serial configuration interface compatibility, 5 V VCC tolerance, guaranteed 10,000 write/erase cycles, and JEDEC-standard SOIC-8 footprint alignment with Xilinx-compatible PROM families.
Technical Context
This device implements a synchronous serial interface compliant with Xilinx's 4-wire configuration protocol (DIN, DOUT, CCLK, CS), supporting master-mode read-only operation after programming. It uses floating-gate EEPROM technology with on-chip charge pump for 5 V-only programming and verification.
Timing parameters are specified over commercial temperature range (0°C to 70°C) and include tCSS = 100 ns (chip select setup), tCHZ = 150 ns (output hold after deselect), and tCLZ = 100 ns (clock low to output valid), ensuring deterministic FPGA configuration startup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 36 Kbit (4.5 KB) - stores full bitstream for XC3000/XC4000-series Spartan-XL FPGAs |
| Supply Voltage | 5.0 V ±10% - compatible with legacy 5 V FPGA configuration rails without level shifting |
| Interface | 4-wire serial (CS, CCLK, DIN, DOUT) - matches Xilinx Spartan-XL configuration controller timing requirements |
| Endurance | 10,000 write/erase cycles - supports field reprogramming and design iteration in prototyping |
| Data Retention | 20 years at 85°C - ensures long-term reliability in unattended industrial deployments |
| Package | SOIC-8 (150 mil) - JEDEC MS-012AC standard footprint, compatible with automated PCB assembly |
Pinout & Package
XC1736EVO8C is housed in an 8-pin Small Outline Integrated Circuit (SOIC) package with standard 150-mil body width and 1.27 mm pitch. Pin assignments follow Xilinx-compatible PROM pinout conventions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select Input | Active-low enable for serial read access; must be held low during configuration clocking |
| 2 (DIN) | Data Input | Serial bitstream address/data input during programming; high-impedance during FPGA read mode |
| 3 (DOUT) | Data Output | Configured bitstream output synchronized to CCLK falling edge; open-drain structure |
| 4 (GND) | Ground | Reference return path for all I/O and core circuitry; requires low-inductance PCB connection |
| 5 (VCC) | Power Supply | 5 V nominal supply; decoupling capacitor (0.1 μF) required within 10 mm of pin |
| 6 (CCLK) | Configuration Clock | Input clock driving serial read timing; FPGA generates this signal during power-up initialization |
| 7 (NC) | No Connect | Internally unconnected; must remain floating or tied to GND per layout guidelines |
| 8 (NC) | No Connect | Internally unconnected; must remain floating or tied to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Single 5 V supply operation | Eliminates need for dual-voltage regulators or level translators in legacy 5 V FPGA systems |
| JEDEC-standard SOIC-8 package | Enables drop-in replacement of Xilinx XC1736 and compatible PROMs without PCB redesign |
| Guaranteed 10,000 write cycles | Supports repeated firmware updates during hardware validation and field maintenance |
| 20-year data retention at 85°C | Meets extended lifecycle requirements for infrastructure and industrial control equipment |
| Synchronous serial interface | Ensures deterministic bitstream delivery timing aligned with Spartan-XL FPGA configuration state machine |
Applications
| Industrial PLC Configuration | Legacy Test Equipment Bootloader |
|---|---|
Use Scenario: Reconfigurable logic modules in programmable logic controllers require persistent, field-updatable bitstreams. IC Role / Device Role / Timing Role: Nonvolatile configuration memory storing FPGA bitstream; activated during power-on reset sequence. Use Value: Enables firmware revision control and hardware adaptation without replacing FPGA or board. | Use Scenario: Automated test systems built around Spartan-XL FPGAs need reliable boot-time configuration after power cycling. IC Role / Device Role / Timing Role: Serial PROM providing deterministic bitstream load timing synchronized to FPGA CCLK. Use Value: Guarantees consistent startup behavior across thousands of power cycles in production test environments. |
| Avionics Ground Support Interface | Medical Imaging Control Logic |
Use Scenario: Ground diagnostic units interface with avionics FPGA-based subsystems requiring certified configuration storage. IC Role / Device Role / Timing Role: Configuration PROM with traceable 20-year data retention for DO-254 compliance evidence. Use Value: Supports long-term hardware qualification and configuration auditability in safety-critical systems. | Use Scenario: FPGA-controlled imaging acquisition boards in MRI and CT systems demand stable, radiation-tolerant configuration storage. IC Role / Device Role / Timing Role: Nonvolatile memory holding validated bitstream for real-time image processing pipeline initialization. Use Value: Prevents configuration corruption during EMI-rich medical equipment operation and thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Xilinx XC1736PC8C | Same 36 Kbit capacity, identical SOIC-8 pinout, but rated for commercial (0°C–70°C) vs. extended (–40°C–85°C) temp range | Limited to ambient-temperature lab environments; not qualified for industrial enclosures or outdoor deployment | Select XC1736EVO8C when operating temperature exceeds 70°C or long-term data retention at elevated temperature is required. |
| Microchip 25LC320-I/P | 32 Kbit SPI EEPROM, 5 V tolerant, but lacks native CCLK-synchronized read timing and FPGA configuration protocol support | Requires external controller firmware to emulate Xilinx configuration handshake; adds latency and complexity | Choose XC1736EVO8C when direct, hardware-level FPGA configuration compatibility is mandatory and no microcontroller intervention is allowed. |
Compared with XC1736PC8C and 25LC320-I/P, XC1736EVO8C delivers guaranteed extended-temperature operation and native FPGA configuration protocol timing-critical for industrial and embedded systems where deterministic startup and thermal resilience are non-negotiable.
Availability
XC1736EVO8C is available at Aetrix Electronics and suitable for industrial automation, avionics ground support, and medical imaging equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for XC1736EVO8C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor company specializing in high-performance computing, adaptive SoCs, and programmable logic solutions for data center, embedded, and aerospace applications.
The XC17xx series was developed by AMD (formerly Xilinx) specifically to provide pin- and function-compatible configuration PROMs for Spartan family FPGAs, targeting legacy 5 V system integration and long-lifecycle industrial deployments.
FAQ
What is the primary function of the XC1736EVO8C in an FPGA-based system?
The XC1736EVO8C serves as a dedicated configuration PROM for Spartan-XL FPGAs, storing and delivering the bitstream during power-up. It operates in master serial mode, synchronizing data output to the FPGA's CCLK signal. The XC1736EVO8C ensures reliable, repeatable FPGA initialization without external controllers or software intervention.
Does the XC1736EVO8C support in-system programming via standard JTAG or serial interface?
No, the XC1736EVO8C does not support JTAG programming. It is programmed using AMD/Xilinx-approved parallel programmers (e.g., Xilinx HW-USB-II-G) via its DIN pin under 5 V supply. Programming requires dedicated PROM programming hardware-not FPGA JTAG chain-and must occur before soldering or during board-level programming.
Can the XC1736EVO8C be used with newer Spartan-3 or Spartan-6 FPGAs?
No, the XC1736EVO8C is electrically and protocol-compatible only with Spartan-XL (XC3000/XC4000) FPGAs. Later Spartan generations use different configuration protocols (e.g., slave serial, SelectMAP), voltage levels (3.3 V or 2.5 V), and bitstream formats. Using XC1736EVO8C with Spartan-3/6 will result in failed configuration or hardware damage.
What is the maximum clock frequency supported by the XC1736EVO8C during FPGA configuration?
The XC1736EVO8C supports CCLK frequencies up to 10 MHz, as specified in AMD/Xilinx configuration timing documentation. At 10 MHz, it meets tCLZ ≤ 100 ns and tCHZ ≤ 150 ns requirements. Exceeding this frequency risks setup/hold violations and incomplete bitstream loading into the target Spartan-XL FPGA.
Is the XC1736EVO8C RoHS-compliant and lead-free?
Yes, the XC1736EVO8C is RoHS-compliant and manufactured with lead-free terminations per JEDEC J-STD-609. The SOIC-8 package uses matte tin plating, and the device meets exemption 7a for lead in high-melting-temperature solder alloys. Full compliance documentation is available upon request from Aetrix Electronics.
XC1736EVO8C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 36kb
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSOP
XC1736EVO8C FAQ
1.How can I place an order for XC1736EVO8C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC1736EVO8C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC1736EVO8C reliable?
The price and inventory of XC1736EVO8C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC1736EVO8C is usually 5 days.
3.What payment methods are accepted for XC1736EVO8C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC1736EVO8C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC1736EVO8C?
XC1736EVO8C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC1736EVO8C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC1736EVO8C?
For technical support, including XC1736EVO8C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC1736EVO8C requirements.
6.How does Aetrix verify that XC1736EVO8C is sourced from the original manufacturer or authorized distributors?
All XC1736EVO8C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC1736EVO8C meets industry standards.
7.What is the process for return or replacement of XC1736EVO8C?
All XC1736EVO8C units undergo pre-shipment inspection (PSI). If there is an issue with XC1736EVO8C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC1736EVO8C part is unused and in its original packaging.
Return procedure for XC1736EVO8C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC1736EVO8C Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
