AMD XC1736EVO8I
- Part No.:
- XC1736EVO8I
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
XC1736EVO8I.pdf
- Description:
- IC SER CFG PROM 36K 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,358
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC1736EVO8I from AMD is a configuration PROM for Spartan-XL FPGAs, providing 36-kbit serial EEPROM storage in an 8-pin SOIC package with 5V operation, 100,000 write cycles, and 20-year data retention - used to store bitstream configuration data during FPGA power-up.
For engineers reviewing the XC1736EVO8I datasheet, pinout, applications, or equivalent options, key selection criteria include serial interface compatibility with Xilinx Spartan-XL devices, 5V VCC tolerance, guaranteed 100k write endurance, and industrial temperature range support.
Technical Context
This PROM uses a standard SPI-compatible 3-wire serial interface (CLK, DATA, CE) to load configuration data into Spartan-XL FPGAs upon power-on reset. It supports both master and slave serial configuration modes and operates across –40°C to +85°C.
Internal architecture includes a single 36-kbit EEPROM array organized as 4,096 × 9 bits, with built-in write protection via software and hardware (WP pin), and automatic erase-before-write sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 36 kbit (4,096 × 9-bit organization) - sufficient to hold full configuration bitstream for mid-size Spartan-XL FPGAs |
| Supply Voltage | 5.0 V ±10% - compatible with legacy 5V FPGA system rails without level-shifting |
| Operating Temp | –40°C to +85°C - qualified for industrial environment deployment |
| Write Endurance | 100,000 cycles - supports field reprogramming and iterative development workflows |
| Data Retention | 20 years at +85°C - ensures long-term reliability in unattended systems |
| Package | 8-pin SOIC (SO-8) - surface-mount footprint compatible with standard PCB assembly processes |
Pinout & Package
XC1736EVO8I is housed in an 8-pin Small Outline Integrated Circuit (SOIC) package with standard 1.27 mm pitch and JEDEC MS-012AC dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CE) | Chip Enable | Active-low input enabling serial communication; tied high disables device and reduces standby current |
| 2 (CLK) | Serial Clock | Input synchronizing data transfer; edge-triggered on rising edge for read/write operations |
| 3 (DATA) | Serial Data I/O | Bidirectional pin carrying address, command, and configuration data over single wire |
| 4 (VSS) | Ground | Reference return path for all internal circuitry and I/O signals |
| 5 (VCC) | Power Supply | 5V supply input; must be decoupled locally to suppress switching noise during configuration |
| 6 (WP) | Write Protect | Hardware lock disabling write/erase when pulled low; enables secure field updates |
| 7 (HOLD) | Hold Input | Pauses ongoing serial transfer without resetting internal state; used for multi-device arbitration |
| 8 (NC) | No Connect | Internally unused pin; must remain floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| 3-wire serial interface | Reduces FPGA pin count and PCB routing complexity versus parallel PROMs |
| Hardware write protection (WP pin) | Prevents accidental bitstream corruption during system operation or power transients |
| Industrial temperature range | Enables use in base stations, motor drives, and factory automation without derating |
| 20-year data retention | Eliminates need for periodic reprogramming in infrastructure applications |
| SOIC-8 packaging | Supports automated optical inspection and reflow soldering in high-volume manufacturing |
Applications
| Industrial PLC Configuration | Legacy Test Equipment Boot |
|---|---|
Use Scenario: Programmable logic controllers require reliable, field-upgradable FPGA configuration storage that survives frequent power cycling and electrical noise. IC Role / Device Role / Timing Role: XC1736EVO8I serves as nonvolatile configuration memory, delivering bitstream to Spartan-XL FPGA at power-on reset. Use Value: 100,000 write cycles and 20-year retention ensure decades of maintenance-free operation in unattended control cabinets. | Use Scenario: Aging automated test equipment relies on Spartan-XL FPGAs for signal generation and capture; replacement parts must match original timing and voltage behavior. IC Role / Device Role / Timing Role: XC1736EVO8I provides 5V-tolerant serial configuration storage synchronized to FPGA clock domain. Use Value: SOIC-8 footprint and 5V operation enable drop-in replacement without board redesign or level-shifter addition. |
| Telecom Line Card Initialization | Medical Imaging Subsystem Boot |
Use Scenario: Remote telecom line cards boot FPGA-based signal processing engines in environments with wide ambient temperature swings. IC Role / Device Role / Timing Role: XC1736EVO8I stores and delivers validated configuration data to Spartan-XL FPGA during cold-start sequences. Use Value: –40°C to +85°C rating and guaranteed 5V timing margins prevent boot failure under thermal stress. | Use Scenario: MRI and ultrasound subsystems use Spartan-XL FPGAs for real-time image preprocessing; configuration integrity is safety-critical. IC Role / Device Role / Timing Role: XC1736EVO8I acts as tamper-resistant configuration source with hardware WP pin enabled during runtime. Use Value: Hardware write protection prevents unintended reconfiguration during EMI-intensive scanning cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCF04SVO20C | 4-Mbit capacity, 3.3V-only supply, VQFP-20 package | Targets newer Spartan-3/6 FPGAs; incompatible with 5V Spartan-XL systems | Select only if migrating to 3.3V FPGA platforms and requiring larger bitstream storage |
| AT17LV512-10JU | 512-kbit density, 3.3V/2.5V dual-supply, TSSOP-20 package | Higher density but requires voltage translation for 5V Spartan-XL interfaces | Use only with level-shifting circuitry; not suitable for direct 5V replacement |
Compared with XC1736EVO8I, XCF04SVO20C offers higher density but lacks 5V compatibility, while AT17LV512-10JU supports lower voltages but introduces interface complexity - XC1736EVO8I remains optimal for legacy 5V Spartan-XL designs requiring minimal BOM change.
Availability
XC1736EVO8I is available at Aetrix Electronics and suitable for industrial PLCs, telecom line cards, and medical imaging subsystems requiring stable component supply and long-lifecycle support.
Supply support for XC1736EVO8I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor company specializing in high-performance computing, adaptive SoCs, and programmable logic solutions.
The XC17xxx series was developed by AMD (originally Xilinx pre-acquisition) specifically to provide cost-optimized, 5V-compatible configuration memory for Spartan-XL FPGAs in industrial and telecom infrastructure.
FAQ
What is the primary function of the XC1736EVO8I in FPGA-based systems?
The XC1736EVO8I serves as a serial configuration PROM that stores and delivers the bitstream to Spartan-XL FPGAs during power-up. It uses a 3-wire SPI-compatible interface to load configuration data reliably, ensuring deterministic FPGA initialization without external controllers. Its 36-kbit capacity matches the requirements of mid-range Spartan-XL devices, and it operates natively at 5V - eliminating the need for voltage translation in legacy systems using XC1736EVO8I.
Does the XC1736EVO8I support write protection, and how is it implemented?
Yes, the XC1736EVO8I supports dual-mode write protection: hardware-based via the dedicated WP pin (pin 6), which disables all write/erase operations when asserted low, and software-based through internal status register locking. This ensures bitstream integrity against accidental overwrites during power transients or firmware updates. The hardware WP feature is especially valuable in safety-critical applications where XC1736EVO8I must retain its configuration across unpredictable operating conditions.
Can the XC1736EVO8I be used with FPGAs other than Spartan-XL devices?
The XC1736EVO8I is specifically designed and characterized for Spartan-XL FPGAs, with timing parameters, voltage thresholds, and command protocols aligned to that family's configuration controller. While some functional overlap may exist with early Spartan devices, AMD documentation does not validate interoperability with Virtex, Spartan-3, or non-Xilinx FPGAs. For reliable operation, XC1736EVO8I should be used exclusively in Spartan-XL systems as specified in the official configuration guide.
What is the significance of the 'E' and 'I' suffixes in XC1736EVO8I?
In the XC1736EVO8I part number, 'E' denotes extended temperature range (–40°C to +85°C), and 'I' indicates industrial-grade qualification and screening. These suffixes confirm that the device meets industrial reliability standards, including enhanced testing for parametric stability, thermal cycling, and long-term data retention. All units shipped as XC1736EVO8I are fully tested to these specifications - no derating or additional qualification is required for deployment in XC1736EVO8I-based industrial designs.
Is the XC1736EVO8I pin-compatible with other devices in the XC17xx family?
XC1736EVO8I shares the same 8-pin SOIC package and pinout with XC1705EVO8I, XC1712EVO8I, and XC1725EVO8I - all members of the XC17xx serial PROM family. This allows board-level substitution based on required memory density while retaining identical PCB layout, routing, and power delivery. However, configuration data must match the target FPGA's bitstream size and format; XC1736EVO8I cannot be substituted for lower-density variants without verifying bitstream compatibility in the final XC1736EVO8I implementation.
XC1736EVO8I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 36kb
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSOP
XC1736EVO8I FAQ
1.How can I place an order for XC1736EVO8I through Aetrix?
Please submit a Request for Quotation (RFQ) for XC1736EVO8I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC1736EVO8I reliable?
The price and inventory of XC1736EVO8I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC1736EVO8I is usually 5 days.
3.What payment methods are accepted for XC1736EVO8I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC1736EVO8I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC1736EVO8I?
XC1736EVO8I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC1736EVO8I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC1736EVO8I?
For technical support, including XC1736EVO8I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC1736EVO8I requirements.
6.How does Aetrix verify that XC1736EVO8I is sourced from the original manufacturer or authorized distributors?
All XC1736EVO8I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC1736EVO8I meets industry standards.
7.What is the process for return or replacement of XC1736EVO8I?
All XC1736EVO8I units undergo pre-shipment inspection (PSI). If there is an issue with XC1736EVO8I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC1736EVO8I part is unused and in its original packaging.
Return procedure for XC1736EVO8I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC1736EVO8I Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
