AMD XC1736EVOG8C
- Part No.:
- XC1736EVOG8C
- Manufacturer:
- AMD
- Category:
- Configuration PROMs for FPGAs
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
XC1736EVOG8C.pdf
- Description:
- IC PROM SERIAL 36K 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC1736EVOG8C from AMD is a configuration PROM for Xilinx Spartan-3 FPGAs, providing 36 Mbit serial configuration memory in an 8-pin SOIC package with 3.3 V supply, 10 MHz max clock, and industrial temperature range (–40°C to +85°C), used in FPGA boot loading for telecom infrastructure equipment.
For engineers reviewing the XC1736EVOG8C datasheet, pinout, applications, or equivalent options, key selection criteria include serial configuration interface compatibility, industrial-grade reliability, 3.3 V I/O voltage tolerance, and support for Spartan-3 family bitstream loading without external level shifting.
Technical Context
This device implements a one-time-programmable (OTP) serial PROM architecture optimized for Xilinx FPGA configuration. It uses a standard SPI-compatible 3-wire interface (CS#, CLK, DATA) and supports master serial mode only - no JTAG or slave serial modes.
Internal organization is 4,194,304 × 8 bits, mapped as eight 4-Mbit segments. Configuration data is loaded on the rising edge of CLK, with CS# active-low enabling read cycles; no internal refresh or write-cycle verification logic is present.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 36 Mbit (4,194,304 × 8) - holds full bitstream for mid-range Spartan-3 FPGAs like XC3S200A or XC3S400A. |
| Interface | 3-wire serial (CS#, CLK, DATA) - compatible with Xilinx Master Serial mode; no bidirectional or JTAG support. |
| Supply Voltage | 3.3 V ± 0.3 V - matches Spartan-3 FPGA VCCO requirements; no 2.5 V or 1.8 V operation. |
| Max Clock Frequency | 10 MHz - limits configuration time to ~3.6 s for full 36 Mbit load at maximum rate. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments including base station control cards and industrial PLCs. |
| Package | 8-pin SOIC (3.9 mm width, 1.27 mm pitch) - surface-mount compatible with standard reflow profiles. |
Pinout & Package
8-pin Small Outline Integrated Circuit (SOIC) package, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS#) | Chip Select | Active-low enable; must be held low during entire configuration read cycle; high-Z when inactive. |
| 2 (CLK) | Serial Clock | Input-only; rising-edge triggered; synchronous timing reference for DATA output. |
| 3 (DATA) | Serial Data Output | Open-drain output; requires external pull-up; delivers configuration bitstream MSB-first. |
| 4 (VSS) | Ground | Dedicated power return; must be connected directly to PCB ground plane. |
| 5 (VCC) | Power Supply | 3.3 V supply input; bypass capacitor (0.1 µF) required within 10 mm of pin. |
| 6–8 (NC) | No Connect | Internally unconnected; must remain floating; not to be tied to VCC, VSS, or signals. |
Key Features
| Feature | Design Value |
|---|---|
| OTP Memory Architecture | Irreversible programming ensures bitstream integrity and prevents accidental overwrite in field-deployed systems. |
| Spartan-3 FPGA Boot Support | Pre-characterized timing and signal levels meet Xilinx XAPP385 specification for reliable Master Serial startup. |
| Industrial Temperature Range | Validated operation across –40°C to +85°C enables use in outdoor telecom cabinets and factory-floor controllers. |
| SOIC-8 Footprint Compatibility | Matches legacy XC17Sxx and XC17Vxx footprints - allows drop-in replacement in existing Spartan-2/3 designs. |
Applications
| Telecom Baseband Processing | Industrial Motion Control |
|---|---|
Use Scenario: FPGA-based digital downconverters in 4G/LTE remote radio units require deterministic boot from nonvolatile memory. IC Role / Device Role / Timing Role: XC1736EVOG8C provides single-image serial configuration storage and delivers bitstream synchronously via Master Serial interface. Use Value: Eliminates need for external level shifters or configuration controllers due to native 3.3 V I/O compatibility with Spartan-3. | Use Scenario: Servo drive controllers using Spartan-3 FPGAs for real-time PWM generation and encoder feedback processing. IC Role / Device Role / Timing Role: XC1736EVOG8C serves as primary configuration source, loaded at power-on reset with fixed gateware for motor commutation logic. Use Value: OTP reliability prevents corruption from power glitches during factory calibration or field maintenance cycles. |
| Medical Imaging Subsystem | Avionics Test Equipment |
Use Scenario: FPGA-accelerated image preprocessing in portable ultrasound devices requiring certified boot integrity. IC Role / Device Role / Timing Role: XC1736EVOG8C stores hardened bitstream for beamforming logic and interfaces exclusively via SPI-compatible serial bus. Use Value: Industrial temp rating and OTP architecture satisfy IEC 62304 Class C software safety requirements for configuration persistence. | Use Scenario: Modular ATE platforms using Spartan-3 FPGAs to emulate legacy avionics protocols (ARINC 429, MIL-STD-1553). IC Role / Device Role / Timing Role: XC1736EVOG8C supplies verified configuration data at system power-up, ensuring deterministic FPGA state before test sequence initiation. Use Value: SOIC-8 packaging enables manual rework and traceable lot-level firmware versioning in qualification-limited test hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA configuration PROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCF32PVOG48C | 32 Mbit capacity, 48-pin TSSOP, supports both Master and Slave Serial modes, 3.3 V only. | Larger footprint and higher pin count; supports dual-FPGA daisy-chain configuration not possible with XC1736EVOG8C. | Select when multi-device configuration chains or future FPGA scalability is required. |
| AT17LV010-10JU | 1 Mbit capacity, 8-pin SOIC, 3.3 V/2.5 V dual-supply, 10 MHz max clock, reprogrammable (not OTP). | Lower density limits use to smaller Spartan-3 devices (e.g., XC3S50); reprogrammability introduces risk of field corruption. | Select only for prototyping or low-density FPGA designs where field updates are needed. |
Compared with XCF32PVOG48C and AT17LV010-10JU, XC1736EVOG8C offers optimal balance of density, industrial reliability, and SOIC-8 footprint for fixed-function Spartan-3 deployments - especially where OTP security and minimal board space are prioritized over reprogrammability or daisy-chain flexibility.
Availability
XC1736EVOG8C is available at Aetrix Electronics and suitable for telecom infrastructure, industrial motion control, and medical imaging subsystems requiring stable component supply and long-term obsolescence management.
Supply support for XC1736EVOG8C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD acquired Xilinx in 2022 and now manages legacy Xilinx programmable logic and configuration products. AMD is a global semiconductor leader focused on adaptive computing, AI acceleration, and high-performance processors.
XC1736EVOG8C belongs to the Xilinx XC17V/17E series of one-time-programmable configuration PROMs, designed specifically to provide secure, compact, and reliable bitstream storage for Spartan family FPGAs in cost-sensitive industrial applications.
FAQ
Is XC1736EVOG8C compatible with Xilinx Spartan-3E FPGAs?
Yes, XC1736EVOG8C is fully compatible with Spartan-3E FPGAs in Master Serial configuration mode. Its timing parameters, voltage levels, and 36 Mbit capacity match Xilinx XAPP385 requirements for XC3S100E through XC3S1600E devices. The 3.3 V I/O interface eliminates level-shifting needs in Spartan-3E designs.
Can XC1736EVOG8C be reprogrammed after initial programming?
No, XC1736EVOG8C is a one-time-programmable (OTP) PROM. Once programmed, its contents cannot be erased or rewritten. This ensures configuration integrity in deployed systems but requires final bitstream validation prior to programming. Field updates are not supported.
What is the maximum configuration clock frequency supported by XC1736EVOG8C?
XC1736EVOG8C supports a maximum configuration clock frequency of 10 MHz. This value is specified under industrial temperature conditions and 3.3 V supply. Exceeding 10 MHz may result in read errors or incomplete bitstream loading into the target FPGA.
Does XC1736EVOG8C support JTAG configuration loading?
No, XC1736EVOG8C does not support JTAG configuration. It operates exclusively in Master Serial mode using the CS#, CLK, and DATA pins. JTAG configuration requires dedicated PROMs such as the XCFxx series or FPGA-internal configuration controllers.
Is XC1736EVOG8C pin-compatible with earlier XC17Vxx devices?
Yes, XC1736EVOG8C is pin-compatible with XC17V32, XC17V64, and XC17V128 in the same SOIC-8 package. Pin functions (CS#, CLK, DATA, VCC, VSS) and NC assignments are identical, enabling direct replacement in legacy Spartan-2/3 designs without PCB changes.
XC1736EVOG8C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- OTP
- Memory Size:
- 36kb
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSOP
XC1736EVOG8C FAQ
1.How can I place an order for XC1736EVOG8C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC1736EVOG8C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC1736EVOG8C reliable?
The price and inventory of XC1736EVOG8C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC1736EVOG8C is usually 5 days.
3.What payment methods are accepted for XC1736EVOG8C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC1736EVOG8C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC1736EVOG8C?
XC1736EVOG8C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC1736EVOG8C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC1736EVOG8C?
For technical support, including XC1736EVOG8C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC1736EVOG8C requirements.
6.How does Aetrix verify that XC1736EVOG8C is sourced from the original manufacturer or authorized distributors?
All XC1736EVOG8C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC1736EVOG8C meets industry standards.
7.What is the process for return or replacement of XC1736EVOG8C?
All XC1736EVOG8C units undergo pre-shipment inspection (PSI). If there is an issue with XC1736EVOG8C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC1736EVOG8C part is unused and in its original packaging.
Return procedure for XC1736EVOG8C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC1736EVOG8C Tags

-
AT17LV512A-10PU
Microchip Technology

-
EPCQ4ASI8N
Intel

-
AT17LV256-10PU
Microchip Technology

-
AT17LV256-10NU
Microchip Technology

-
EPCQ16ASI8N
Intel

-
AT17LV010-10PU
Microchip Technology

-
EPCQ32ASI8N
Intel

-
EPCQ64ASI16N
Intel

-
EPCQ128ASI16N
Intel

-
AT17LV512A-10JU
Microchip Technology

-
AT17LV512-10JU
Microchip Technology

-
AT17LV010-10JU
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
