AMD XC3190-3PC84C
- Part No.:
- XC3190-3PC84C
- Manufacturer:
- AMD
- Category:
- FPGAs (Field Programmable Gate Array)
- Package:
- 84-LCC (J-Lead)
- Datasheet:
-
XC3190-3PC84C.pdf
- Description:
- FPGA, 320 CLBS, 5000 GATES
- Quantity:
- Payment:

- Shipping:

Inventory:3,922
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XC3190-3PC84C from Xilinx is a high-performance, 6,000-gate Field Programmable Gate Array (FPGA) in the XC3100A family, featuring 320 Configurable Logic Blocks (CLBs) in a 16 × 20 array, 144 user I/Os, and guaranteed 370 MHz flip-flop toggle rates with 1.55–4.1 ns logic delays. It operates at 5 V, supports TTL/CMOS input thresholds, and integrates on-chip crystal oscillator amplifier for clock generation in digital subsystems.
For engineers reviewing the XC3190-3PC84C datasheet, pinout, applications, or equivalent options, key selection criteria include its 5 V supply compatibility, 8 mA output drive strength, Soft Startup slew-rate limiting, bitstream and footprint compatibility with XC3000A/XC3100A families, and support for automatic serial configuration via XC17XX PROMs.
Technical Context
The XC3190-3PC84C implements a static memory-based FPGA architecture with distributed configuration memory cells controlling CLBs, IOBs, and interconnect resources. Its 320 CLBs each contain dual flip-flops, five-input look-up tables, programmable clock enable, asynchronous reset, and flexible routing to horizontal longlines and direct interconnect paths.
Configuration is loaded via byte-parallel or serial modes using external EEPROM/EPROM/ROM or XC17XX serial PROMs; on-chip initialization logic enables automatic power-up loading. The device supports soft startup - slew-rate limited output activation at power-up - and includes error checking of configuration bitstream to terminate invalid loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Capacity | 6,000 system gates (5,000–6,000 typical range) |
| Configurable Logic Blocks | 320 CLBs in 16 × 20 array; each with dual flip-flops and 5-input LUTs |
| User I/O Pins | 144 bidirectional I/Os with programmable TTL/CMOS thresholds |
| Toggle Rate | Guaranteed 370 MHz flip-flop toggle rate; enables >85 MHz system clock operation |
| Logic Delay | 1.55–4.1 ns propagation delay; independent of function complexity |
| Output Drive | 8 mA sink/source per I/O; supports direct TTL/CMOS fan-out without buffers |
| Supply Voltage | 5 V ±10%; not compatible with 3.3 V operation |
| Configuration Bits | 64,160-bit internal static memory; loaded externally via serial or parallel interface |
Pinout & Package
XC3190-3PC84C is packaged in an 84-pin plastic leaded chip carrier (PLCC), with leads arranged in a square 22 × 22 mm body and J-lead profile for surface-mount soldering. Pin 1 is marked by a corner notch; pins are numbered counter-clockwise starting from the notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Primary power supply | 5 V ±10% supply for core and I/O; requires local decoupling |
| GND | Ground reference | Common return for all logic and I/O; multiple pins for low-inductance connection |
| IOB[0:143] | Programmable I/O buffer | Bidirectional pin supporting registered/direct input, 3-state output, inversion, and slew control |
| CLK1/CLK2 | Global clock inputs | Dual edge-programmable clocks per die edge; used for CLB and IOB synchronization |
| RESET | Active-low global reset | Asynchronous reset for all CLB and IOB flip-flops during configuration or runtime |
| INIT | Configuration status | Open-drain output indicating configuration success/failure; pulled low on bitstream error |
| CCLK | Configuration clock | Input for synchronous serial configuration mode; driven by external controller or PROM |
| DIN | Serial data input | Bit-serial configuration data input for daisy-chained XC17XX PROMs |
Key Features
| Feature | Design Value |
|---|---|
| Soft Startup | Automatic slew-rate limiting on first output activation prevents ground bounce during power-up |
| Bitstream Compatibility | Fully compatible with XC3000A, XC3000L, and XC3100L bitstreams; no design rework required |
| Configuration Error Checking | Hardware-level validation of stop bits in bitstream; halts configuration and asserts INIT on failure |
| On-Chip Oscillator Amplifier | Enables direct connection of external crystal for self-contained clock generation without external oscillator |
| High Fan-Out Routing | Horizontal longlines and bidirectional interconnect buffers minimize skew for clock/data distribution |
| Programmable I/O Thresholds | Selectable TTL or CMOS input voltage thresholds per IOB; simplifies mixed-voltage board interfacing |
Applications
| Industrial Motion Control | Legacy System Emulation |
|---|---|
Use Scenario: Real-time servo loop coordination in CNC machines using custom timing and position logic. IC Role / Device Role / Timing Role: FPGA implements deterministic state machines, encoder interface logic, and PWM generators synchronized to a 50 MHz system clock. Use Value: 1.55 ns logic delay and 370 MHz toggle rate ensure sub-microsecond response to position errors; 144 I/Os support parallel axis interfaces. | Use Scenario: Replacement of obsolete gate arrays and PALs in avionics maintenance test equipment. IC Role / Device Role / Timing Role: Reconfigurable logic fabric replicates legacy MSI functions (counters, sequencers, bus arbiters) with identical timing behavior. Use Value: Bitstream compatibility with XC3000A allows reuse of validated HDL netlists; 5 V tolerance matches legacy backplane signaling. |
| Medical Imaging Data Path | Test Equipment Pattern Generation |
Use Scenario: High-speed pixel data aggregation and preprocessing in ultrasound beamformers. IC Role / Device Role / Timing Role: Configurable logic routes parallel ADC outputs, applies real-time gain correction, and formats data for DDR memory interface. Use Value: 8 mA I/O drive supports direct connection to 5 V TTL memory controllers; on-chip oscillator eliminates external clock jitter sources. | Use Scenario: Programmable stimulus generation for IC functional testing across multiple DUT types. IC Role / Device Role / Timing Role: Generates synchronized multi-channel digital patterns with precise setup/hold margins and variable clock phase alignment. Use Value: Dual programmable clocks (CLK1/CLK2) and low-skew longline routing enable <100 ps channel-to-channel skew; soft startup ensures glitch-free pattern initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XC3190A-3PC84C | Same gate count, CLB count, and pinout; differs only in speed grade marking (–3 vs –4) and tested max toggle rate | Identical use cases; selected when tighter timing margin or higher production screening is required | Prefer XC3190-3PC84C for cost-sensitive volume production where –3 speed grade meets timing closure |
| XC3090A-3PC84C | 5,000–6,000 gate range same, but 320 CLBs reduced to 224; 120 I/Os vs 144; lower toggle rate (190 MHz) | Suitable for less complex logic or lower I/O count designs; cannot replace XC3190-3PC84C without redesign | Choose only if design fits within 224 CLBs and 120 I/Os; verify timing against 190 MHz toggle spec |
Compared with XC3190A-3PC84C, the XC3190-3PC84C offers identical functionality at a lower speed-screened grade, reducing cost without sacrificing pin compatibility or configuration compatibility; versus XC3090A-3PC84C, it delivers +43% more CLBs and +20% more I/Os for expanded subsystem integration.
Availability
XC3190-3PC84C is available at Aetrix Electronics and suitable for industrial motion control, legacy system emulation, medical imaging data path, and test equipment pattern generation requiring stable component supply and long-term lifecycle support.
Supply support for XC3190-3PC84C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Xilinx, Inc. was a pioneering semiconductor company founded in 1984, specializing in programmable logic devices and later adaptive computing platforms.
The XC3000 Series - including XC3190-3PC84C - was designed for high-density, reprogrammable digital logic implementation in systems requiring rapid prototyping, field upgrades, and NRE-free ASIC replacement.
FAQ
What is the maximum guaranteed toggle rate for XC3190-3PC84C?
The XC3190-3PC84C has a guaranteed flip-flop toggle rate of 370 MHz, verified under worst-case conditions (VCC = 4.5 V, TA = 70 °C). This performance enables system clock speeds exceeding 85 MHz and supports high-speed data path and control logic in applications such as test equipment and medical imaging. The XC3190-3PC84C achieves this using an advanced CMOS process and optimized interconnect architecture.
Does XC3190-3PC84C support 3.3 V operation?
No, XC3190-3PC84C is a 5 V-only device and does not support 3.3 V operation. It requires VCC = 5 V ±10% (4.5–5.5 V) and is incompatible with low-voltage XC3100L family members. For 3.3 V applications, Xilinx offered the pin-compatible XC3190L-3PC84C variant, which trades speed for reduced power and voltage tolerance. The XC3190-3PC84C must be powered from a regulated 5 V rail.
How many configuration bits does XC3190-3PC84C require?
The XC3190-3PC84C requires 64,160 bits of configuration data, stored in internal static memory cells. This bitstream defines CLB logic functions, IOB configurations, and interconnect routing. Configuration can be loaded via byte-parallel mode (using 8-bit data bus) or serial mode (using CCLK/DIN), and is typically stored externally in an XC17XX-series serial PROM or parallel EEPROM. The XC3190-3PC84C validates bitstream integrity during load.
Is XC3190-3PC84C pin-compatible with XC3000A family devices?
Yes, XC3190-3PC84C is 100% pin-out compatible with XC3000A and XC3100A family members in the same package (e.g., PC84C), including identical power, ground, I/O, clock, and configuration pin assignments. This allows drop-in replacement in existing PCB layouts. However, full functional equivalence requires matching speed grade and confirming that the target design fits within the XC3190-3PC84C's 320 CLBs and 144 I/Os.
What packaging options exist for XC3190-3PC84C?
The XC3190-3PC84C is specifically offered in the 84-pin plastic leaded chip carrier (PLCC) package, designated "PC84C" in the part number. While the broader XC3100A family supported over 20 packages - including ceramic PGA, PQFP, and TQFP - the XC3190-3PC84C variant was standardized to the PLCC format for reliability and ease of prototyping. No other package variants (e.g., QFP or BGA) were released for this specific speed-grade and temperature version.
XC3190-3PC84C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- XC3100
- Package/Case:
- 84-LCC (J-Lead)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of LABs/CLBs:
- 320
- Number of Logic Elements/Cells:
- -
- Total RAM Bits:
- 64160
- Number of I/O:
- 70
- Number of Gates:
- -
- Voltage - Supply:
- 4.75V ~ 5.25V
- Mounting Type:
- Surface Mount
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 84-PLCC (29.31x29.31)
XC3190-3PC84C FAQ
1.How can I place an order for XC3190-3PC84C through Aetrix?
Please submit a Request for Quotation (RFQ) for XC3190-3PC84C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XC3190-3PC84C reliable?
The price and inventory of XC3190-3PC84C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC3190-3PC84C is usually 5 days.
3.What payment methods are accepted for XC3190-3PC84C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC3190-3PC84C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XC3190-3PC84C?
XC3190-3PC84C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XC3190-3PC84C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XC3190-3PC84C?
For technical support, including XC3190-3PC84C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC3190-3PC84C requirements.
6.How does Aetrix verify that XC3190-3PC84C is sourced from the original manufacturer or authorized distributors?
All XC3190-3PC84C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC3190-3PC84C meets industry standards.
7.What is the process for return or replacement of XC3190-3PC84C?
All XC3190-3PC84C units undergo pre-shipment inspection (PSI). If there is an issue with XC3190-3PC84C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XC3190-3PC84C part is unused and in its original packaging.
Return procedure for XC3190-3PC84C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XC3190-3PC84C Tags

-
ICE40LP384-SG32
Lattice Semiconductor Corporation

-
ICE40UL640-CM36AI
Lattice Semiconductor Corporation

-
ICE40UL1K-CM36AI
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG32C
Lattice Semiconductor Corporation

-
10M02DCV36C8G
Intel

-
LCMXO2-256HC-4SG32I
Lattice Semiconductor Corporation

-
ICE5LP1K-SG48ITR
Lattice Semiconductor Corporation

-
ICE40LP1K-CM36
Lattice Semiconductor Corporation

-
LCMXO2-256ZE-1SG32I
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG48I
Lattice Semiconductor Corporation
-
ICE40LP1K-CM81
Lattice Semiconductor Corporation

-
T20W80I4
Efinix, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

