Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

NXP Semiconductors XC7SH02GV,125

Name: XC7SH02GV,125
Brand: NXP Semiconductors
SKU: XC7SH02GV,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: XC7SH02GV,125

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters

Package:: -

Datasheet:: XC7SH02GV,125.pdf

Description:: IC GATE NOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:60,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

XC7SH02GV,125 from Nexperia is a high-speed Si-gate CMOS 2-input NOR gate in SC-74A (SOT753) package with 5 leads, operating from -40 °C to +125 °C, V_CC = 2.0–5.5 V, t_pd = 3.2–7.0 ns (V_CC = 4.5–5.5 V, C_L = 15 pF), and ±25 mA output drive-used for logic-level signal inversion and combinatorial control in industrial sensor interfaces.

For engineers reviewing the XC7SH02GV,125 datasheet, XC7SH02GV,125 pinout, XC7SH02GV,125 application, or XC7SH02GV,125 equivalent, key selection considerations include its rail-to-rail input compatibility (V_IL/V_IH specified across full V_CC range), low dynamic power (C_PD = 18 pF), ESD robustness (HBM > 2000 V, CDM > 1000 V), and guaranteed operation at automotive-grade temperature extremes.

Technical Context

The XC7SH02GV,125 implements a pure combinational NOR function with symmetrical propagation delays (t_PLH ≡ t_PHL) and balanced output impedance, enabling predictable timing in feedback-free logic paths. Its CMOS input structure accepts standard TTL- and CMOS-compatible voltage thresholds across V_CC = 2.0–5.5 V without external level shifting.

Designed for noise-critical environments, it features high noise immunity via tightly controlled VIH/VIL margins (e.g., V_IH = 3.85 V min at V_CC = 5.5 V) and on-chip ESD protection meeting ANSI/ESDA/JEDEC JS-001 Class 2 and JS-002 Class C3 standards.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.0 V to 5.5 V - supports dual-supply systems and brown-out tolerant operation down to 2.0 V
t_pd (max)	7.0 ns at V_CC = 5.5 V, C_L = 15 pF - enables sub-100 MHz clock-domain gating without added delay uncertainty
I_O (max)	±25 mA - drives multiple 74HC inputs or small LEDs directly without buffer staging
V_OH/V_OL	≥ 3.94 V / ≤ 0.36 V at V_CC = 4.5 V, I_O = ±8 mA - ensures >0.7 V noise margin under full load
C_PD	18 pF - determines dynamic power as P_D = C_PD × V_CC² × f_i, critical for battery-powered logic sequencing
ESD Rating	HBM > 2000 V, CDM > 1000 V - eliminates need for external TVS in board-level ESD zones per IEC 61000-4-2 Level 3
Operating Temp	-40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor control PCBs

Pinout & Package

XC7SH02GV,125 uses the SC-74A (SOT753) surface-mount package: plastic body, 5 leads, 1.3 mm width, 1.7 mm length, 0.95 mm height, and 0.65 mm lead pitch. Pin 1 index is located below the marking "f02" in the lower-left corner.

Pin/Terminal	Circuit Role	Design Meaning
1 (B)	Data input B	CMOS-compatible input accepting 0 V to V_CC; no pull-up/down required for defined state
2 (A)	Data input A	Second independent logic input; identical electrical specs to Pin 1
3 (GND)	Ground reference	0 V return path for all internal current sinks; must be low-impedance for noise immunity
4 (Y)	Data output Y	NOR result (Y = NOT(A OR B)); capable of sourcing/sinking ±25 mA
5 (V_CC)	Supply voltage	Primary power rail; bypass capacitor (100 nF) recommended within 3 mm of this pin

Key Features

Feature	Design Value
Symmetrical output impedance	Enables matched rise/fall times (t_r/t_f < 20 ns/V) and eliminates duty-cycle distortion in clocked logic trees
Balanced propagation delays	t_PLH = t_PHL within 0.5 ns - critical for glitch-free enable/disable of synchronous peripherals
Wide V_CC range (2.0–5.5 V)	Eliminates level translators when interfacing 3.3 V microcontrollers with 5 V legacy peripherals
Low ICC supply current (≤ 40 μA)	Reduces quiescent power in always-on subsystems such as wake-up logic or fault monitors
Input clamping diodes	Supports hot-swap and partial-power-down operation with VI ratings beyond V_CC (−0.5 V to +7.0 V)

Applications

Industrial PLC Input Conditioning

Automotive Body Control Module Logic

Use Scenario: Converting open-collector sensor outputs (e.g., Hall-effect switches) into clean CMOS-compatible signals for MCU GPIOs.

IC Role / Device Role / Timing Role: Signal-level translation and wired-OR logic consolidation before microcontroller sampling.

Use Value: Eliminates discrete resistor networks and Schmitt triggers while maintaining <7 ns timing uncertainty across −40 °C to +125 °C.

Use Scenario: Implementing door-lock arbitration logic where two independent sensors (window switch + handle sensor) must trigger lock actuation only if both assert.

IC Role / Device Role / Timing Role: Combinatorial safety interlock with fail-safe default (NOR output = HIGH only when both inputs LOW).

Use Value: Provides hardware-enforced redundancy without firmware dependency; meets ISO 26262 ASIL-A timing constraints.

Medical Infusion Pump Status Monitoring

IoT Edge Node Power Sequencing

Use Scenario: Detecting simultaneous failure of two independent pressure transducers to initiate safe shutdown.

IC Role / Device Role / Timing Role: Fault-detection gate generating emergency STOP signal when both sensors report overpressure.

Use Value: Achieves <10 ns worst-case response latency with guaranteed operation at 125 °C ambient near motor drivers.

Use Scenario: Controlling power-enable sequence for multi-rail SoC (e.g., core, I/O, RF) using reset and enable signals from PMIC.

IC Role / Device Role / Timing Role: Synchronizing delayed enable asserts to prevent back-powering or latch-up during cold start.

Use Value: Delivers deterministic 3.2 ns propagation at 5 V with <0.1 V output swing variation over full temperature range.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G02DBVR	Higher I_O (±32 mA), wider V_CC (1.65–5.5 V), but no 125 °C rating (−40 °C to +85 °C only)	Not suitable for under-hood or high-temp industrial enclosures requiring continuous 125 °C operation	Select when higher drive strength is needed and ambient temperature stays below 85 °C
74AUP1G02GW,125	Lower static power (I_CC ≤ 0.9 μA), same 125 °C rating, but slower t_pd (max 12.4 ns at 3.3 V)	Acceptable for low-frequency monitoring (e.g., status LEDs), not for sub-50 MHz timing paths	Select when ultra-low quiescent current dominates over speed in battery-backed systems

Compared with SN74LVC1G02DBVR and 74AUP1G02GW,125, the XC7SH02GV,125 uniquely balances 125 °C operation, 7.0 ns speed, and 25 mA drive-making it optimal for thermally constrained real-time control nodes where alternatives sacrifice either temperature range, speed, or power efficiency.

Availability

XC7SH02GV,125 is available at Aetrix Electronics and suitable for industrial PLC input conditioning, automotive body control modules, medical infusion pump status monitoring, and IoT edge node power sequencing requiring stable component supply across extended temperature ranges.

Supply support for XC7SH02GV,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions with emphasis on reliability and manufacturability.

The XC7SH02 belongs to Nexperia's 74HC/HCT/SH logic family, engineered for high-speed, low-power, temperature-robust digital interfacing in automotive, industrial, and medical applications where signal integrity and long-term stability are mandatory.

FAQ

What is the maximum capacitive load the XC7SH02GV,125 can drive while maintaining specified t_pd?

The datasheet specifies propagation delay values for C_L = 15 pF and 50 pF loads. At C_L = 50 pF and V_CC = 5.0 V, t_pd remains ≤ 9.5 ns across −40 °C to +125 °C. Driving >50 pF will increase t_pd linearly per the device's output impedance (~30 Ω typical), requiring layout optimization or buffering for >100 pF loads.

Can XC7SH02GV,125 operate with mixed-voltage inputs (e.g., 3.3 V signals on a 5 V V_CC rail)?

Yes. Its CMOS inputs accept VI from −0.5 V to +7.0 V regardless of V_CC, and VIH/VIL thresholds scale with V_CC. At V_CC = 5.0 V, VIH(min) = 3.85 V, so a 3.3 V logic HIGH is not guaranteed-use only when driving from 5 V or level-shifted sources. For 3.3 V systems, operate V_CC at 3.3 V.

Does XC7SH02GV,125 require external decoupling, and what value is recommended?

Yes. A 100 nF X7R ceramic capacitor placed within 3 mm of Pin 5 (V_CC) and Pin 3 (GND) is mandatory to suppress switching noise and maintain output stability. The device's 18 pF C_PD and fast edges (20 ns/V transition rate) make localized high-frequency decoupling essential for consistent t_pd and noise immunity.

How does the ESD protection in XC7SH02GV,125 compare to standard HCMOS logic gates?

XC7SH02GV,125 exceeds JEDEC JS-001 Class 2 (>2000 V HBM) and JS-002 Class C3 (>1000 V CDM), whereas legacy 74HC gates typically meet only Class 1A (≥500 V HBM). This allows direct handling in non-EPA environments and eliminates external ESD diodes in most industrial I/O designs, reducing BOM count and PCB area.

XC7SH02GV,125 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

XC7SH02GV,125 FAQ

1.How can I place an order for XC7SH02GV,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for XC7SH02GV,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for XC7SH02GV,125 reliable?

The price and inventory of XC7SH02GV,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC7SH02GV,125 is usually 5 days.

3.What payment methods are accepted for XC7SH02GV,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC7SH02GV,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for XC7SH02GV,125?

XC7SH02GV,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your XC7SH02GV,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for XC7SH02GV,125?

For technical support, including XC7SH02GV,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC7SH02GV,125 requirements.

6.How does Aetrix verify that XC7SH02GV,125 is sourced from the original manufacturer or authorized distributors?

All XC7SH02GV,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC7SH02GV,125 meets industry standards.

7.What is the process for return or replacement of XC7SH02GV,125?

All XC7SH02GV,125 units undergo pre-shipment inspection (PSI). If there is an issue with XC7SH02GV,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The XC7SH02GV,125 part is unused and in its original packaging.

Return procedure for XC7SH02GV,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…