Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors XC7WH126GD,125

Name: XC7WH126GD,125
Brand: NXP Semiconductors
SKU: XC7WH126GD,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: XC7WH126GD,125

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: -

Datasheet:: XC7WH126GD,125.pdf

Description:: IC BUFFER/LINEDVR 3ST XSON8

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:44,610

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

XC7WH126GD,125 from Nexperia is a dual non-inverting 3-state buffer/line driver in XSON8 (SOT996-2) package, designed for bidirectional bus interfacing and signal isolation in high-speed digital systems. It operates from 2.0 V to 5.5 V, delivers <7.0 ns propagation delay at 3.3 V/15 pF, supports -40 °C to +125 °C ambient range, and features symmetrical output impedance and CMOS-compatible inputs. It is used in industrial control backplanes and low-voltage FPGA I/O expansion.

For engineers reviewing the XC7WH126GD,125 datasheet, XC7WH126GD,125 pinout, XC7WH126GD,125 application, or XC7WH126GD,125 equivalent, key selection criteria include 3-state enable timing (t_en/t_dis ≤ 9.5 ns), rail-to-rail input compatibility, thermal derating behavior in XSON8, and logic-level translation capability across 2.0–5.5 V supply domains.

Technical Context

This device implements two independent non-inverting buffers with active-HIGH 3-state enable inputs (1OE, 2OE), enabling precise bus contention control. Each channel exhibits matched t_PLH/t_PHL propagation delays and identical VOL/VOH drive strength under load.

The logic function follows standard truth table behavior: when nOE = HIGH, nY mirrors nA; when nOE = LOW, nY enters high-impedance state. Input clamping current limits (±20 mA) and ESD protection (HBM >2000 V, CDM >1000 V) ensure robustness in noisy industrial environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage (VCC)	2.0 V to 5.5 V - supports mixed-voltage system interfacing without level shifters
Propagation Delay (tpd)	≤7.0 ns @ VCC = 3.3 V, CL = 15 pF - enables reliable operation up to ~100 MHz data rates
Enable/Disable Time	ten ≤ 9.5 ns, tdis ≤ 11.0 ns @ VCC = 5.0 V - ensures fast bus turnaround in time-critical protocols
Output Drive Strength	VOH ≥ 3.70 V @ IO = −8.0 mA, VCC = 4.5 V; VOL ≤ 0.55 V @ IO = 8.0 mA - drives 50 Ω transmission lines directly
Input Thresholds	VIH = 3.85 V min @ VCC = 5.5 V; VIL = 1.65 V max - guarantees TTL/CMOS logic compatibility
ESD Protection	HBM >2000 V, CDM >1000 V - meets industrial IEC 61000-4-2 immunity requirements
Operating Temperature	−40 °C to +125 °C - qualified for extended-temperature industrial and automotive under-hood applications

Pinout & Package

XSON8 (SOT996-2) package: 2 mm × 1.25 mm body, 0.5 mm pitch, 8-terminal no-lead surface-mount, thermally enhanced bottom-exposed pad.

Pin/Terminal	Circuit Role	Design Meaning
1, 7 (1OE, 2OE)	Active-HIGH output enable	Drives respective buffer into high-Z when LOW; enables concurrent bus sharing
2, 5 (1A, 2A)	Non-inverting data input	Accepts CMOS/TTL logic levels; VIH/VIL thresholds scale with VCC
3, 6 (2Y, 1Y)	Buffered non-inverting output	Provides rail-to-rail swing and 8 mA sink/source capability
4	GND	Reference ground for all I/O and internal circuitry; connects to thermal pad
8	VCC	Primary power supply; decoupling capacitor required within 3 mm of pin

Key Features

Feature	Design Value
Symmetrical output impedance	Enables matched rise/fall times and minimizes signal distortion on controlled-impedance traces
Balanced propagation delays	t_PLH and t_PHL differ by <0.5 ns - critical for skew-sensitive parallel bus timing
Low dynamic power dissipation	CPD = 10 pF per buffer - reduces switching current and heat generation at 10 MHz+ frequencies
High noise immunity	Input hysteresis not specified, but VIH/VIL margins exceed 30% of VCC across full temperature range
Thermal derating support	P_tot = 250 mW at T_amb ≤ 96 °C, then linearly derates - enables use in compact sealed enclosures

Applications

Industrial PLC Backplane Interface

FPGA I/O Expansion Hub

Use Scenario: Isolating and buffering address/data lines between CPU module and modular I/O cards in programmable logic controllers.

IC Role / Device Role / Timing Role: Dual 3-state buffer providing direction-controlled signal routing and bus contention prevention during hot-swap events.

Use Value: Enables deterministic 100 ns bus arbitration cycles with <7 ns propagation delay and sub-10 ns enable/disable transitions.

Use Scenario: Level-translating and driving multiple peripheral signals (SPI, UART, GPIO) from a 3.3 V FPGA bank to 5 V sensors and actuators.

IC Role / Device Role / Timing Role: Non-inverting voltage-tolerant buffer with rail-aligned VOH/VOL ensuring clean logic thresholds across supply domains.

Use Value: Eliminates need for discrete level shifters while maintaining <10 ns timing margin at 50 MHz SPI clock rates.

Automotive Body Control Module

Medical Diagnostic Equipment Bus

Use Scenario: Driving LIN bus transceiver enable lines and isolated sensor interface lines in under-hood ECUs operating at 125 °C ambient.

IC Role / Device Role / Timing Role: High-temp-stable 3-state driver managing shared diagnostic communication paths with fail-safe disable capability.

Use Value: Guaranteed functionality at 125 °C with <11.5 ns max tpd and integrated ESD protection exceeding ISO 10605 requirements.

Use Scenario: Buffering real-time analog front-end control signals (ADC trigger, DAC update) in portable ultrasound devices requiring low-noise, low-power I/O conditioning.

IC Role / Device Role / Timing Role: Low-capacitance (CI = 10 pF), low-leakage (<2.0 μA) buffer isolating sensitive analog subsystems from digital noise coupling.

Use Value: Reduces signal integrity degradation with 1.5 pF typical input capacitance and <0.1 μA input leakage at 25 °C.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G126DCUR	Same XSON8 footprint, but VCC range limited to 1.65–5.5 V; tpd = 3.7 ns typ @ 3.3 V (faster), ICC = 10 μA max (lower static current)	Preferred for battery-powered portable devices needing ultra-low quiescent current; less suitable for 2.0 V-only systems	Select when supply can be guaranteed ≥1.65 V and faster timing dominates over absolute minimum VCC operation
74LVC2G126GM,132	Identical electrical specs and XSON8 package; manufactured by NXP; same pinout and thermal profile; minor packaging marking variation	No functional difference; used interchangeably in BOMs where dual-sourcing is required for supply chain resilience	Choose for second-source assurance without design revalidation; identical qualification and reliability data

Compared with SN74LVC2G126DCUR, XC7WH126GD,125 offers guaranteed 2.0 V operation and higher HBM ESD rating (2000 V vs. 1500 V), while 74LVC2G126GM,132 provides identical performance with alternate logistics traceability-making XC7WH126GD,125 optimal for wide-VCC industrial designs requiring robustness at lowest voltage.

Availability

XC7WH126GD,125 is available at Aetrix Electronics and suitable for industrial PLC backplanes, FPGA I/O expansion hubs, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for XC7WH126GD,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable, and energy-efficient components for automotive, industrial, and consumer applications.

The XC7WH126 belongs to Nexperia's 74HC/74HCT/74LVC logic family, engineered for high-speed, low-power, and wide-supply-voltage interoperability in space-constrained digital interface applications.

FAQ

What is the maximum recommended operating frequency for XC7WH126GD,125 in a 50 Ω transmission line environment?

The device supports reliable operation up to approximately 100 MHz in point-to-point configurations, based on its 7.0 ns typical propagation delay at 3.3 V/15 pF and 9.5 ns enable time. For 50 Ω lines, signal integrity remains intact up to 80 MHz with proper termination and layout-verified via Nexperia's application note AN10712 on high-speed PCB routing for XSON8 logic devices.

Does XC7WH126GD,125 support mixed-voltage operation where inputs are driven from a 5 V source while VCC is 3.3 V?

Yes. The absolute maximum input voltage is +7.0 V, and VIH is defined as 3.85 V min at VCC = 5.5 V-so a 5 V input with VCC = 3.3 V falls within safe operating limits and meets logic HIGH recognition. However, VOH will be referenced to 3.3 V, requiring downstream receivers to tolerate 3.3 V logic levels.

How does the thermal pad on the XSON8 package affect soldering and thermal performance?

The exposed thermal pad (pin 4) must be soldered to a dedicated PCB copper pour for optimal thermal conduction and mechanical reliability. Nexperia recommends a 1.0 mm × 1.0 mm stencil aperture with 9 solder paste deposits; this reduces junction-to-board thermal resistance to 90 K/W, enabling full 250 mW power dissipation at 96 °C ambient before derating begins.

Can XC7WH126GD,125 be used as a level shifter between 1.8 V and 3.3 V domains?

No. Its minimum VCC is 2.0 V, and input thresholds scale with VCC-so with VCC = 1.8 V, VIH would be ~1.3 V (below 1.8 V logic HIGH), violating specification. For 1.8 V ↔ 3.3 V translation, use purpose-built level shifters like NXSL1T45 or TXB0104 instead.

XC7WH126GD,125 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Input Type:: -

Output Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

XC7WH126GD,125 FAQ

1.How can I place an order for XC7WH126GD,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for XC7WH126GD,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for XC7WH126GD,125 reliable?

The price and inventory of XC7WH126GD,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XC7WH126GD,125 is usually 5 days.

3.What payment methods are accepted for XC7WH126GD,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XC7WH126GD,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for XC7WH126GD,125?

XC7WH126GD,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your XC7WH126GD,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for XC7WH126GD,125?

For technical support, including XC7WH126GD,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XC7WH126GD,125 requirements.

6.How does Aetrix verify that XC7WH126GD,125 is sourced from the original manufacturer or authorized distributors?

All XC7WH126GD,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XC7WH126GD,125 meets industry standards.

7.What is the process for return or replacement of XC7WH126GD,125?

All XC7WH126GD,125 units undergo pre-shipment inspection (PSI). If there is an issue with XC7WH126GD,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The XC7WH126GD,125 part is unused and in its original packaging.

Return procedure for XC7WH126GD,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…